[BINUTILS, AARCH64, 7/8] Add system registers for Memory Tagging Extension
[deliverable/binutils-gdb.git] / gas / ChangeLog
index 673e8d7b6a74061f3edb0b000dabd86e108f9dea..1709a9eeaccb09d852a105362a918cafd619e78a 100644 (file)
@@ -1,3 +1,165 @@
+2018-11-12  Sudakshina Das  <sudi.das@arm.com>
+
+       * testsuite/gas/aarch64/sysreg-4.s: Test TCO, TFSRE0_SL1,
+       TFSR_EL1, TFSR_EL2, TFSR_EL3, TFSR_EL12, RGSR_EL1 and
+       GCR_EL1 MSR and MRS.
+       * testsuite/gas/aarch64/sysreg-4.d: Likewise.
+       * testsuite/gas/aarch64/illegal-sysreg-4.l: Likewise.
+
+2018-11-12  Sudakshina Das  <sudi.das@arm.com>
+
+       * config/tc-aarch64.c (parse_operands): Add switch case for
+       AARCH64_OPND_ADDR_SIMPLE_2 and allow [base]! for it.
+       (warn_unpredictable_ldst): Exempt ldstgv_indexed for ldgv.
+       * testsuite/gas/aarch64/armv8_5-a-memtag.s: Add tests for ldgv and stgv.
+       * testsuite/gas/aarch64/armv8_5-a-memtag.d: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.s: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.l: Likewise.
+
+2018-11-12  Sudakshina Das  <sudi.das@arm.com>
+
+       * testsuite/gas/aarch64/armv8_5-a-memtag.s: Add tests for ldg.
+       * testsuite/gas/aarch64/armv8_5-a-memtag.d: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.s: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.l: Likewise.
+
+2018-11-12  Sudakshina Das  <sudi.das@arm.com>
+
+       * config/tc-aarch64.c (parse_operands): Add switch case for
+       AARCH64_OPND_ADDR_SIMM11 and AARCH64_OPND_ADDR_SIMM13.
+       (fix_insn): Likewise.
+       (warn_unpredictable_ldst): Exempt STGP.
+       * testsuite/gas/aarch64/armv8_5-a-memtag.s: Add tests for stg, st2g,
+       stzg, stz2g and stgp.
+       * testsuite/gas/aarch64/armv8_5-a-memtag.d: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.s: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.l: Likewise.
+
+2018-11-12  Sudakshina Das  <sudi.das@arm.com>
+
+       * testsuite/gas/aarch64/armv8_5-a-memtag.s: Add tests for subp,
+       subps and cmpp.
+       * testsuite/gas/aarch64/armv8_5-a-memtag.d: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.s: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.l: Likewise.
+
+2018-11-12  Sudakshina Das  <sudi.das@arm.com>
+
+       * config/tc-aarch64.c (parse_operands): Add switch case for
+       AARCH64_OPND_UIMM4_ADDG and AARCH64_OPND_UIMM10.
+       * testsuite/gas/aarch64/armv8_5-a-memtag.s: New.
+       * testsuite/gas/aarch64/armv8_5-a-memtag.d: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.s: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.l: Likewise.
+       * testsuite/gas/aarch64/illegal-memtag.d: Likewise.
+
+2018-11-12  Sudakshina Das  <sudi.das@arm.com>
+
+       * config/tc-aarch64.c (aarch64_features): Add "memtag"
+       as a new option.
+       * doc/c-aarch64.texi: Document the same.
+
+2018-11-09  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-ppc.c (fixup_size): New function.
+       (md_assemble): Use it to derive size and pcrel directly
+       from fixup reloc type.
+
+2018-11-07  Nick Clifton  <nickc@redhat.com>
+
+       * po/fr.po: Updated French translation.
+
+2018-11-07  Yoshinori Sato  <ysato@users.sourceforge.jp>
+
+       * configure.tgt: Add rx-*-linux.
+       * config/tc-rx.h (TARGET_FORMAT): Add "elf32-rx-linux".
+
+2018-11-06  Matthew Malcomson  <matthew.malcomson@arm.com>
+
+       * testsuite/gas/arm/neon-cond-bad_t2.d: Fix testcase for PE target.
+
+2018-11-06  Matthew Malcomson  <matthew.malcomson@arm.com>
+
+       * config/tc-arm.c (do_neon_cvt_1): Add check for neon and condition
+       codes to half-precision conversion.
+       * testsuite/gas/arm/neon-cond-bad-inc.s: Check vcvteq disallowed.
+       * testsuite/gas/arm/neon-cond-bad.l: Likewise.
+       * testsuite/gas/arm/neon-cond-bad_t2.d: Check vcvteq allowed in IT
+       block.
+       * testsuite/gas/arm/vfp-bad.l: Ensure vcvt doesn't work without neon.
+       * testsuite/gas/arm/vfp-bad.s: Likewise.
+
+2018-11-06  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-ppc.c (insn_validate): Don't ignore mask in
+       PPC_OPSHIFT_INV case.  Call the insert function to calculate
+       a mask.
+
+2018-11-06  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-ppc.c (insn_validate): Check that optional operands
+       are not followed by non-optional operands.
+
+2018-11-06  Jan Beulich  <jbeulich@suse.com>
+
+       * testsuite/gas/i386/evex-wig.s: Add vpbroadcastd cases.
+       * testsuite/gas/i386/evex-wig.d,
+       testsuite/gas/i386/evex-wig1-intel.d: Adjust expectations.
+
+2018-11-06  Jan Beulich  <jbeulich@suse.com>
+
+       * testsuite/gas/i386/evex-wig.s: Add vmovd cases.
+       * testsuite/gas/i386/evex-wig.d,
+       testsuite/gas/i386/evex-wig1-intel.d: Adjust expectations.
+
+2018-11-06  Jan Beulich  <jbeulich@suse.com>
+
+       * testsuite/gas/i386/avx-wig.s: Add kmovd cases.
+       * testsuite/gas/i386/avx-wig.d: Adjust expectations.
+
+2018-11-06  Jan Beulich  <jbeulich@suse.com>
+
+       * testsuite/gas/i386/avx-wig.s,
+       testsuite/gas/i386/x86-64-avx-wig.s: Add vpextrb, vpextrw,
+       vpinsrb, and vpinsrw cases.
+       * testsuite/gas/i386/evex-wig.s: Add vpextrd and vpinsrd cases.
+       * testsuite/gas/i386/avx-wig.d, testsuite/gas/i386/evex-wig.d,
+       testsuite/gas/i386/evex-wig1-intel.d,
+       testsuite/gas/i386/x86-64-avx-wig.d: Adjust expectations.
+
+2018-11-06  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (build_vex_prefix, build_evex_prefix):
+       Consider execution mode when .vexw is not set.
+       * testsuite/gas/i386/avx-wig.s,
+       testsuite/gas/i386/x86-64-avx-wig.s: Add BMI, BMI2, TBM, LWP,
+       vcvtsi2s*, vcvt*2si, vmovd, vpcmpestr*, vpextrd, and vpinsrd
+       cases.
+       * testsuite/gas/i386/evex-wig.s: Add vcvt*si2s*, vcvt*2*si,
+       vextractps, vpextrb, vpextrw, vpinsrb, and vpinsrw cases.
+       * testsuite/gas/i386/x86-64-evex-wig.s: Add vpextrb, vpextrw,
+       vpinsrb, and vpinsrw cases.
+       * testsuite/gas/i386/avx-wig.d, testsuite/gas/i386/evex-wig.d,
+       testsuite/gas/i386/evex-wig1-intel.d,
+       testsuite/gas/i386/x86-64-evex-wig1.d,
+       testsuite/gas/i386/x86-64-evex-wig1-intel.d: Adjust expectations.
+       * testsuite/gas/i386/evex-wig2.d,
+       testsuite/gas/i386/evex-wig2.s: Delete.
+       * testsuite/gas/i386/i386.exp: Drop deleted test.
+
+2018-11-06  Jan Beulich  <jbeulich@suse.com>
+
+       * testsuite/gas/i386/evex-lig-2.s,
+       testsuite/gas/i386/x86-64-evex-lig-2.s: Add extract and insert
+       cases.
+       * testsuite/gas/i386/evex-lig-2.d,
+       testsuite/gas/i386/x86-64-evex-lig-2.d: Adjust expectations.
+       * testsuite/gas/i386/vex-lig-2.s,
+       testsuite/gas/i386/vex-lig-2.d,
+       testsuite/gas/i386/x86-64-vex-lig-2.s,
+       testsuite/gas/i386/x86-64-vex-lig-2.d: New.
+       * testsuite/gas/i386/i386.exp: Run new tests.
+
 2018-11-06  Jan Beulich  <jbeulich@suse.com>
 
        * testsuite/gas/i386/pseudos.s,
This page took 0.026533 seconds and 4 git commands to generate.