[AArch64][SVE 31/32] Add SVE instructions
[deliverable/binutils-gdb.git] / include / ChangeLog
index 6c9c9194952f35fd63d22dd4f8861f7661862007..f2d20ebb6826a11443873fca32ef84bc366b21ad 100644 (file)
@@ -1,3 +1,29 @@
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * opcode/aarch64.h (AARCH64_FEATURE_SVE): New macro.
+       (OP_MOV_P_P, OP_MOV_Z_P_Z, OP_MOV_Z_V, OP_MOV_Z_Z, OP_MOV_Z_Zi)
+       (OP_MOVM_P_P_P, OP_MOVS_P_P, OP_MOVZS_P_P_P, OP_MOVZ_P_P_P)
+       (OP_NOTS_P_P_P_Z, OP_NOT_P_P_P_Z): New aarch64_ops.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * opcode/aarch64.h (sve_cpy, sve_index, sve_limm, sve_misc)
+       (sve_movprfx, sve_pred_zm, sve_shift_pred, sve_shift_unpred)
+       (sve_size_bhs, sve_size_bhsd, sve_size_hsd, sve_size_sd): New
+       aarch64_insn_classes.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * opcode/aarch64.h (AARCH64_OPND_SVE_Rm): New aarch64_opnd.
+       (AARCH64_OPND_SVE_Rn_SP, AARCH64_OPND_SVE_VZn, AARCH64_OPND_SVE_Vd)
+       (AARCH64_OPND_SVE_Vm, AARCH64_OPND_SVE_Vn): Likewise.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * opcode/aarch64.h (AARCH64_OPND_SVE_FPIMM8): New aarch64_opnd.
+       (AARCH64_OPND_SVE_I1_HALF_ONE, AARCH64_OPND_SVE_I1_HALF_TWO)
+       (AARCH64_OPND_SVE_I1_ZERO_ONE): Likewise.
+
 2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
 
        * opcode/aarch64.h (AARCH64_OPND_SIMM5): New aarch64_opnd.
This page took 0.023085 seconds and 4 git commands to generate.