gdb: constify remote files_info
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
index 5171493332e9250c27309b460252fde4df024341..1e5b4de2c40e3c8b9d3d2ca967cb26fda5b815c1 100644 (file)
@@ -1,3 +1,132 @@
+2010-04-09  Nick Clifton  <nickc@redhat.com>
+
+       * i386-dis.c (print_insn): Remove unused variable op.
+       (OP_sI): Remove unused variable mask.
+
+2010-04-07  Alan Modra  <amodra@gmail.com>
+
+       * configure: Regenerate.
+
+2010-04-06  Peter Bergner  <bergner@vnet.ibm.com>
+
+       * ppc-opc.c (RBOPT): New define.
+       ("dccci"): Enable for PPCA2.  Make operands optional.
+       ("iccci"): Likewise.  Do not deprecate for PPC476.
+
+2010-04-02  Masaki Muranaka  <monaka@monami-software.com>
+
+       * cr16-opc.c (cr16_instruction): Fix typo in comment.
+
+2010-03-25  Joseph Myers  <joseph@codesourcery.com>
+
+       * Makefile.am (TARGET_LIBOPCODES_CFILES): Add tic6x-dis.c.
+       * Makefile.in: Regenerate.
+       * configure.in (bfd_tic6x_arch): New.
+       * configure: Regenerate.
+       * disassemble.c (ARCH_tic6x): Define if ARCH_all.
+       (disassembler): Handle TI C6X.
+       * tic6x-dis.c: New.
+
+2010-03-24  Mike Frysinger  <vapier@gentoo.org>
+
+       * bfin-dis.c (decode_regs_hi): Change REG_LH2 typo to REG_MH2.
+
+2010-03-23  Joseph Myers  <joseph@codesourcery.com>
+
+       * dis-buf.c (buffer_read_memory): Give error for reading just
+       before the start of memory.
+
+2010-03-22  Sebastian Pop  <sebastian.pop@amd.com>
+           Quentin Neill <quentin.neill@amd.com>
+
+       * i386-dis.c (OP_LWP_I): Removed.
+       (reg_table): Do not use OP_LWP_I, use Iq.
+       (OP_LWPCB_E): Remove use of names16.
+       (OP_LWP_E): Same.
+       * i386-opc.tbl: Removed 16bit LWP insns.  32bit LWP insns
+       should not set the Vex.length bit.
+       * i386-tbl.h: Regenerated.
+
+2010-02-25  Edmar Wienskoski  <edmar@freescale.com>
+
+       * ppc-dis.c (ppc_opts): Add PPC_OPCODE_E500MC for "e500mc64".
+
+2010-02-24  Nick Clifton  <nickc@redhat.com>
+
+       PR binutils/6773
+       * arm-dis.c (arm_opcodes): Replace <prefix>addsubx with
+       <prefix>asx.  Replace <prefix>subaddx with <prefix>sax.
+       (thumb32_opcodes): Likewise.
+
+2010-02-15  Nick Clifton  <nickc@redhat.com>
+
+       * po/vi.po: Updated Vietnamese translation.
+
+2010-02-12  Doug Evans  <dje@sebabeach.org>
+
+       * lm32-opinst.c: Regenerate.
+
+2010-02-11  Doug Evans  <dje@sebabeach.org>
+
+       * cgen-dis.in (print_normal): Delete CGEN_PRINT_NORMAL.
+       (print_address): Delete CGEN_PRINT_ADDRESS.
+       * fr30-dis.c, * frv-dis.c, * ip2k-dis.c, * iq2000-dis.c,
+       * lm32-dis.c, * m32c-dis.c, * m32r-desc.c, * m32r-desc.h,
+       * m32r-dis.c, * mep-dis.c, * mt-dis.c, * openrisc-dis.c,
+       * xc16x-dis.c, * xstormy16-dis.c: Regenerate.
+
+       * fr30-desc.c, * fr30-desc.h, * fr30-opc.c,
+       * frv-desc.c, * frv-desc.h, * frv-opc.c,
+       * ip2k-desc.c, * ip2k-desc.h, * ip2k-opc.c,
+       * iq2000-desc.c, * iq2000-desc.h, * iq2000-opc.c,
+       * lm32-desc.c, * lm32-desc.h, * lm32-opc.c, * lm32-opinst.c,
+       * m32c-desc.c, * m32c-desc.h, * m32c-opc.c,
+       * m32r-desc.c, * m32r-desc.h, * m32r-opc.c, * m32r-opinst.c,
+       * mep-desc.c, * mep-desc.h, * mep-opc.c,
+       * mt-desc.c, * mt-desc.h, * mt-opc.c,
+       * openrisc-desc.c, * openrisc-desc.h, * openrisc-opc.c,
+       * xc16x-desc.c, * xc16x-desc.h, * xc16x-opc.c,
+       * xstormy16-desc.c, * xstormy16-desc.h, * xstormy16-opc.c: Regenerate.
+
+2010-02-11  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * i386-dis.c: Update copyright.
+       * i386-gen.c: Likewise.
+       * i386-opc.h: Likewise.
+       * i386-opc.tbl: Likewise.
+
+2010-02-10  Quentin Neill  <quentin.neill@amd.com>
+           Sebastian Pop  <sebastian.pop@amd.com>
+
+       * i386-dis.c (OP_EX_VexImmW): Reintroduced
+       function to handle 5th imm8 operand.
+       (PREFIX_VEX_3A48): Added.
+       (PREFIX_VEX_3A49): Added.
+       (VEX_W_3A48_P_2): Added.
+       (VEX_W_3A49_P_2): Added.
+       (prefix table): Added entries for PREFIX_VEX_3A48
+       and PREFIX_VEX_3A49.
+       (vex table): Added entries for VEX_W_3A48_P_2 and
+       and VEX_W_3A49_P_2.
+       * i386-gen.c (operand_type_init): Added OPERAND_TYPE_VEC_IMM4
+       for Vec_Imm4 operands.
+       * i386-opc.h (enum): Added Vec_Imm4.
+       (i386_operand_type): Added vec_imm4.
+       * i386-opc.tbl: Add entries for vpermilp[ds].
+       * i386-init.h: Regenerated.
+       * i386-tbl.h: Regenerated.
+
+2010-02-10  Richard Sandiford  <r.sandiford@uk.ibm.com>
+
+       * ppc-dis.c (ppc_opts): Add "pwr4", "pwr5", "pwr5x", "pwr6"
+       and "pwr7".  Move "a2" into alphabetical order.
+
+2010-02-08  Philipp Tomsich  <philipp.tomsich@theobroma-systems.com>
+
+       * ppc-dis.c (ppc_opts): Add titan entry.
+       * ppc-opc.c (TITAN, MULHW): Define.
+       (powerpc_opcodes): Support AppliedMicro Titan core (APM83xxx).
+
 2010-02-03  Quentin Neill  <quentin.neill@amd.com>
 
        * i386-gen.c (cpu_flag_init): Rename CPU_AMDFAM15_FLAGS
This page took 0.024351 seconds and 4 git commands to generate.