Automatic date update in version.in

[deliverable/binutils-gdb.git] / opcodes / ChangeLog

diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index b510736cf127209b04b946516b0210166cc7de4f..20bcddea9f0065f56002091eeeda47321f4ade41 100644 (file)
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,69 @@
+2016-07-13  Maciej W. Rozycki  <macro@imgtec.com>
+
+       * mips-opc.c (mips_builtin_opcodes): Remove the INSN2_ALIAS
+       annotation from the "nal" entry and reorder it beyond "bltzal".
+
+2016-07-12  Jose E. Marchesi  <jose.marchesi@oracle.com>
+
+       * sparc-opc.c (ldtxa): New macro.
+       (sparc_opcodes): Use the macro defined above to add entries for
+       the LDTXA instructions.
+       (asi_table): Add the ASI_TWINX_* asis used in the LDTXA
+       instruction.
+
+2016-07-07  James Bowman  <james.bowman@ftdichip.com>
+
+       * ft32-opc.c (ft32_opc_info): Correct mask for "callc"
+       and "jmpc".
+
+2016-07-01  Jan Beulich  <jbeulich@suse.com>
+
+       * i386-opc.tbl (movzbl, movzbw, movzbq, movzwl, movzwq): Remove.
+       (movzb): Adjust to cover all permitted suffixes.
+       (movzw): New.
+       * i386-tbl.h: Re-generate.
+
+2016-07-01  Jan Beulich  <jbeulich@suse.com>
+
+       * i386-opc.tbl (jmp): Remove Disp32S from non-64-bit variant.
+       (lgdt): Remove Tbyte from non-64-bit variant.
+       (fxsave64, fxrstor64, xsave64, xrstor64, xsaveopt64, xrstors64,
+       xsaves64, xsavec64): Remove Disp16.
+       (cvtsi2ss, cvtsi2sd, invept, invvpid, invpcid, vcvtsi2sd):
+       Remove Disp32S from non-64-bit variants. Remove Disp16 from
+       64-bit variants.
+       (vcvtsi2ss, vcvtsd2si, vcvtsd2usi, vcvtsi2sd, vcvtusi2sd,
+       vcvtusi2ss, vcvtss2si, vcvtss2usi, vcvttsd2si, vcvttsd2usi,
+       vcvttss2si, vcvttss2usi, vmovd, vmovq): Remove Disp16 from
+       64-bit variants.
+       * i386-tbl.h: Re-generate.
+
+2016-07-01  Jan Beulich  <jbeulich@suse.com>
+
+       * i386-opc.tbl (xlat): Remove RepPrefixOk.
+       * i386-tbl.h: Re-generate.
+
+2016-06-30  Yao Qi  <yao.qi@linaro.org>
+
+       * arm-dis.c (print_insn): Fix typo in comment.
+
+2016-06-28  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-opc.c (operand_general_constraint_met_p): Check the
+       range of ldst_elemlist operands.
+       (print_register_list): Use PRIi64 to print the index.
+       (aarch64_print_operand): Likewise.
+
+2016-06-25  Trevor Saunders  <tbsaunde+binutils@tbsaunde.org>
+
+       * mcore-opc.h: Remove sentinal.
+       * mcore-dis.c (print_insn_mcore): Adjust.
+
+2016-06-23  Graham Markall  <graham.markall@embecosm.com>
+
+       * arc-opc.c: Correct description of availability of NPS400
+       features.
+
 2016-06-22  Peter Bergner <bergner@vnet.ibm.com>
 
        * ppc-opc.c (RM, DRM, VXASH, VXASH_MASK, XMMF, XMMF_MASK): New defines.