+2005-10-08 James Lemke <jim@wasabisystems.com>
+
+ * arm-dis.c (coprocessor_opcodes): Fix mask for various Maverick CDP
+ operations.
+
+2005-10-06 Daniel Jacobowitz <dan@codesourcery.com>
+
+ * ppc-dis.c (struct dis_private): Remove.
+ (powerpc_dialect): Avoid aliasing warnings.
+ (print_insn_big_powerpc, print_insn_little_powerpc): Likewise.
+
+2005-09-30 Nick Clifton <nickc@redhat.com>
+
+ * po/ga.po: New Irish translation.
+ * configure.in (ALL_LINGUAS): Add "ga".
+ * configure: Regenerate.
+
+2005-09-30 H.J. Lu <hongjiu.lu@intel.com>
+
+ * Makefile.am: Run "make dep-am".
+ * Makefile.in: Regenerated.
+ * aclocal.m4: Likewise.
+ * configure: Likewise.
+
+2005-09-30 Catherine Moore <clm@cm00re.com>
+
+ * Makefile.am: Bfin support.
+ * Makefile.in: Regenerated.
+ * aclocal.m4: Regenerated.
+ * bfin-dis.c: New file.
+ * configure.in: Bfin support.
+ * configure: Regenerated.
+ * disassemble.c (ARCH_bfin): Define.
+ (disassembler): Add case for bfd_arch_bfin.
+
+2005-09-28 Jan Beulich <jbeulich@novell.com>
+
+ * i386-dis.c (stack_v_mode): Renamed from branch_v_mode.
+ (indirEv): Use it.
+ (stackEv): New.
+ (Ob64, Ov64): Rename to Ob, Ov. Delete unused original definitions.
+ (dis386): Document and use new 'V' meta character. Use it for
+ single-byte push/pop opcode forms. Use stackEv for mod-r/m push/pop
+ opcode forms. Correct typo in 'pop ss'. Replace Ob64/Ov64 by Ob/Ov.
+ (putop): 'q' suffix for 'T' and 'U' meta depends on DFLAG. Mark
+ data prefix as used whenever DFLAG was examined. Handle 'V'.
+ (intel_operand_size): Use stack_v_mode.
+ (OP_E): Use stack_v_mode, but handle only the special case of
+ 64-bit mode without operand size override here; fall through to
+ v_mode case otherwise.
+ (OP_REG): Special case rAX_reg ... rDI_reg only when 64-bit mode
+ and no operand size override is present.
+ (OP_J): Use get32s for obtaining the displacement also when rex64
+ is present.
+
+2005-09-08 Paul Brook <paul@codesourcery.com>
+
+ * arm-dis.c (arm_opcodes, thumb32_opcodes): Rename smi to smc.
+
+2005-09-06 Chao-ying Fu <fu@mips.com>
+
+ * mips-opc.c (MT32): New define.
+ (mips_builtin_opcodes): Move "bc0f", "bc0fl", "bc0t", "bc0tl" to the
+ bottom to avoid opcode collision with "mftr" and "mttr".
+ Add MT instructions.
+ * mips-dis.c (mips_arch_choices): Enable INSN_MT for mips32r2.
+ (print_insn_args): Add supports for +t, +T, !, $, *, &, g operand
+ formats.
+
+2005-09-02 Paul Brook <paul@codesourcery.com>
+
+ * arm-dis.c (coprocessor_opcodes): Add null terminator.
+
+2005-09-02 Paul Brook <paul@codesourcery.com>
+
+ * arm-dis.c (coprocessor_opcodes): New.
+ (arm_opcodes, thumb32_opcodes): Remove coprocessor insns.
+ (print_insn_coprocessor): New function.
+ (print_insn_arm): Use print_insn_coprocessor. Remove coprocessor
+ format characters.
+ (print_insn_thumb32): Use print_insn_coprocessor.
+
+2005-08-30 Paul Brook <paul@codesourcery.com>
+
+ * arm-dis.c (thumb_opcodes): Disassemble sub(3) as subs.
+
+2005-08-26 Jan Beulich <jbeulich@novell.com>
+
+ * i386-dis.c (intel_operand_size): New, broken out from OP_E for
+ re-use.
+ (OP_E): Call intel_operand_size, move call site out of mode
+ dependent code.
+ (OP_OFF): Call intel_operand_size if suffix_always. Remove
+ ATTRIBUTE_UNUSED from parameters.
+ (OP_OFF64): Likewise.
+ (OP_ESreg): Call intel_operand_size.
+ (OP_DSreg): Likewise.
+ (OP_DIR): Use colon rather than semicolon as separator of far
+ jump/call operands.
+
+2005-08-25 Chao-ying Fu <fu@mips.com>
+
+ * mips-opc.c (WR_a, RD_a, MOD_a, DSP_VOLA, D32): New define.
+ (mips_builtin_opcodes): Add DSP instructions.
+ * mips-dis.c (mips_arch_choices): Enable INSN_DSP for mips32, mips32r2,
+ mips64, mips64r2.
+ (print_insn_args): Add supports for 3, 4, 5, 6, 7, 8, 9, 0, :, ', @
+ operand formats.
+
+2005-08-23 David Ung <davidu@mips.com>
+
+ * mips16-opc.c (mips16_opcodes): Add the MIPS16e jalrc/jrc
+ instructions to the table.
+
+2005-08-18 Alan Modra <amodra@bigpond.net.au>
+
+ * a29k-dis.c: Delete.
+ * Makefile.am: Remove a29k support.
+ * configure.in: Likewise.
+ * disassemble.c: Likewise.
+ * Makefile.in: Regenerate.
+ * configure: Regenerate.
+ * po/POTFILES.in: Regenerate.
+
+2005-08-15 Daniel Jacobowitz <dan@codesourcery.com>
+
+ * ppc-dis.c (powerpc_dialect): Handle e300.
+ (print_ppc_disassembler_options): Likewise.
+ * ppc-opc.c (PPCE300): Define.
+ (powerpc_opcodes): Mark icbt as available for the e300.
+
+2005-08-13 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
+
+ * hppa-dis.c (print_insn_hppa): Don't print '%' before register names.
+ Use "rp" instead of "%r2" in "b,l" insns.
+
+2005-08-12 Martin Schwidefsky <schwidefsky@de.ibm.com>
+
+ * s390-dis.c (print_insn_s390): Print unsigned operands with %u.
+ * s390-mkopc.c (s390_opcode_cpu_val): Add support for cpu type z9-109.
+ (main): Likewise.
+ * s390-opc.c (I32_16, U32_16, M_16): Add defines 32 bit immediates
+ and 4 bit optional masks.
+ (INSTR_RIL_RI, INSTR_RIL_RU, INSTR_RRF_M0RR, INSTR_RSE_CCRD,
+ INSTR_RSY_CCRD, INSTR_SSF_RRDRD): Add new instruction formats.
+ (MASK_RIL_RI, MASK_RIL_RU, MASK_RRF_M0RR, MASK_RSE_CCRD,
+ MASK_RSY_CCRD, MASK_SSF_RRDRD): Likewise.
+ (s390_opformats): Likewise.
+ * s390-opc.txt: Add new instructions for cpu type z9-109.
+
+2005-08-05 John David Anglin <dave.anglin@nrc-crnc.gc.ca>
+
+ * hppa-dis.c (print_insn_hppa): Prefix 21-bit values with "L%".
+
+2005-07-29 Paul Brook <paul@codesourcery.com>
+
+ * arm-dis.c: Fix disassebly of thumb2 writeback addressing modes.
+
+2005-07-29 Paul Brook <paul@codesourcery.com>
+
+ * arm-dis.c (thumb32_opc): Fix addressing mode for tbh.
+ (print_insn_thumb32): Fix decoding of thumb2 'I' operands.
+
+2005-07-25 DJ Delorie <dj@redhat.com>
+
+ * m32c-asm.c Regenerate.
+ * m32c-dis.c Regenerate.
+
+2005-07-20 DJ Delorie <dj@redhat.com>
+
+ * disassemble.c (disassemble_init_for_target): M32C ISAs are
+ enums, so convert them to bit masks, which attributes are.
+
+2005-07-18 Nick Clifton <nickc@redhat.com>
+
+ * configure.in: Restore alpha ordering to list of arches.
+ * configure: Regenerate.
+ * disassemble.c: Restore alpha ordering to list of arches.
+
+2005-07-18 Nick Clifton <nickc@redhat.com>
+
+ * m32c-asm.c: Regenerate.
+ * m32c-desc.c: Regenerate.
+ * m32c-desc.h: Regenerate.
+ * m32c-dis.c: Regenerate.
+ * m32c-ibld.h: Regenerate.
+ * m32c-opc.c: Regenerate.
+ * m32c-opc.h: Regenerate.
+
+2005-07-18 H.J. Lu <hongjiu.lu@intel.com>
+
+ * i386-dis.c (PNI_Fixup): Update comment.
+ (VMX_Fixup): Properly handle the suffix check.
+
+2005-07-16 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
+
+ * hppa-dis.c (print_insn_hppa): Add space after 'w' in wide-mode
+ mfctl disassembly.
+
+2005-07-16 Alan Modra <amodra@bigpond.net.au>
+
+ * Makefile.am: Run "make dep-am".
+ (stamp-m32c): Fix cpu dependencies.
+ * Makefile.in: Regenerate.
+ * ip2k-dis.c: Regenerate.
+
+2007-07-15 H.J. Lu <hongjiu.lu@intel.com>
+
+ * i386-dis.c (OP_VMX): New. Handle Intel VMX Instructions.
+ (VMX_Fixup): New. Fix up Intel VMX Instructions.
+ (Em): New.
+ (Gm): New.
+ (VM): New.
+ (dis386_twobyte): Updated entries 0x78 and 0x79.
+ (twobyte_has_modrm): Likewise.
+ (grps): Use OP_VMX in the "sgdtIQ" entry. Updated GRP9.
+ (OP_G): Handle m_mode.
+
+2005-07-14 Jim Blandy <jimb@redhat.com>
+
+ Add support for the Renesas M32C and M16C.
+ * m32c-asm.c, m32c-desc.c, m32c-dis.c, m32c-ibld.c, m32c-opc.c: New.
+ * m32c-desc.h, m32c-opc.h: New.
+ * Makefile.am (HFILES): List m32c-desc.h and m32c-opc.h.
+ (CFILES): List m32c-asm.c, m32c-desc.c, m32c-dis.c, m32c-ibld.c,
+ m32c-opc.c.
+ (ALL_MACHINES): List m32c-asm.lo, m32c-desc.lo, m32c-dis.lo,
+ m32c-ibld.lo, m32c-opc.lo.
+ (CLEANFILES): List stamp-m32c.
+ (M32C_DEPS): List stamp-m32c, if CGEN_MAINT.
+ (CGEN_CPUS): Add m32c.
+ (m32c-asm.c, m32c-desc.c, m32c-dis.c, m32c-ibld.c, m32c-opc.c)
+ (m32c-desc.h, m32c-opc.h): Depend on M32C_DEPS.
+ (m32c_opc_h): New variable.
+ (stamp-m32c, m32c-asm.lo, m32c-desc.lo, m32c-dis.lo, m32c-ibld.lo)
+ (m32c-opc.lo): New rules.
+ * Makefile.in: Regenerated.
+ * configure.in: Add case for bfd_m32c_arch.
+ * configure: Regenerated.
+ * disassemble.c (ARCH_m32c): New.
+ [ARCH_m32c]: #include "m32c-desc.h".
+ (disassembler) [ARCH_m32c]: Add case for bfd_arch_m32c.
+ (disassemble_init_for_target) [ARCH_m32c]: Same.
+
+ * cgen-ops.h, cgen-types.h: New files.
+ * Makefile.am (HFILES): List them.
+ * Makefile.in: Regenerated.
+
+2005-07-07 Kaveh R. Ghazi <ghazi@caip.rutgers.edu>
+
+ * arc-dis.c, arm-dis.c, cris-dis.c, crx-dis.c, d10v-dis.c,
+ d30v-dis.c, fr30-dis.c, h8300-dis.c, h8500-dis.c, i860-dis.c,
+ ia64-dis.c, ip2k-dis.c, m10200-dis.c, m10300-dis.c,
+ m88k-dis.c, mcore-dis.c, mips-dis.c, ms1-dis.c, or32-dis.c,
+ ppc-dis.c, sh64-dis.c, sparc-dis.c, tic4x-dis.c, tic80-dis.c,
+ v850-dis.c: Fix format bugs.
+ * ia64-gen.c (fail, warn): Add format attribute.
+ * or32-opc.c (debug): Likewise.
+
+2005-07-07 Khem Raj <kraj@mvista.com>
+
+ * arm-dis.c (opcode32 arm_opcodes): Fix ARM VFP fadds instruction
+ disassembly pattern.
+
+2005-07-06 Alan Modra <amodra@bigpond.net.au>
+
+ * Makefile.am (stamp-m32r): Fix path to cpu files.
+ (stamp-m32r, stamp-iq2000): Likewise.
+ * Makefile.in: Regenerate.
+ * m32r-asm.c: Regenerate.
+ * po/POTFILES.in: Remove arm-opc.h. Add ms1-asm.c, ms1-desc.c,
+ ms1-desc.h, ms1-dis.c, ms1-ibld.c, ms1-opc.c, ms1-opc.h.
+
+2005-07-05 Nick Clifton <nickc@redhat.com>
+
+ * iq2000-asm.c: Regenerate.
+ * ms1-asm.c: Regenerate.
+
+2005-07-05 Jan Beulich <jbeulich@novell.com>
+
+ * i386-dis.c (SVME_Fixup): New.
+ (grps): Use it for the lidt entry.
+ (PNI_Fixup): Call OP_M rather than OP_E.
+ (INVLPG_Fixup): Likewise.
+
2005-07-04 H.J. Lu <hongjiu.lu@intel.com>
* tic30-dis.c (cnvt_tmsfloat_ieee): Use HUGE_VALF if defined.