[AArch64][SVE 21/32] Add Zn and Pn registers

[deliverable/binutils-gdb.git] / opcodes / ChangeLog

diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 4208ba1bd2db483db25a8553ec20a6c4a2be8a68..463837baa4354d55d5705543124a561feb7ec1a1 100644 (file)
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,90 @@
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-tbl.h (AARCH64_OPERANDS): Add entries for new SVE operands.
+       * aarch64-opc.h (FLD_SVE_Pd, FLD_SVE_Pg3, FLD_SVE_Pg4_5)
+       (FLD_SVE_Pg4_10, FLD_SVE_Pg4_16, FLD_SVE_Pm, FLD_SVE_Pn, FLD_SVE_Pt)
+       (FLD_SVE_Za_5, FLD_SVE_Za_16, FLD_SVE_Zd, FLD_SVE_Zm_5, FLD_SVE_Zm_16)
+       (FLD_SVE_Zn, FLD_SVE_Zt, FLD_SVE_tzsh): New aarch64_field_kinds.
+       * aarch64-opc.c (fields): Add corresponding entries here.
+       (operand_general_constraint_met_p): Check that SVE register lists
+       have the correct length.  Check the ranges of SVE index registers.
+       Check for cases where p8-p15 are used in 3-bit predicate fields.
+       (aarch64_print_operand): Handle the new SVE operands.
+       * aarch64-opc-2.c: Regenerate.
+       * aarch64-asm.h (ins_sve_index, ins_sve_reglist): New inserters.
+       * aarch64-asm.c (aarch64_ins_sve_index): New function.
+       (aarch64_ins_sve_reglist): Likewise.
+       * aarch64-asm-2.c: Regenerate.
+       * aarch64-dis.h (ext_sve_index, ext_sve_reglist): New extractors.
+       * aarch64-dis.c (aarch64_ext_sve_index): New function.
+       (aarch64_ext_sve_reglist): Likewise.
+       * aarch64-dis-2.c: Regenerate.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-tbl.h (CORE_INSN, __FP_INSN, SIMD_INSN, CRYP_INSN)
+       (_CRC_INSN, _LSE_INSN, _LOR_INSN, RDMA_INSN, FP16_INSN, SF16_INSN)
+       (V8_2_INSN, aarch64_opcode_table): Initialize tied_operand field.
+       * aarch64-opc.c (aarch64_match_operands_constraint): Check for
+       tied operands.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-opc.c (get_offset_int_reg_name): New function.
+       (print_immediate_offset_address): Likewise.
+       (print_register_offset_address): Take the base and offset
+       registers as parameters.
+       (aarch64_print_operand): Update caller accordingly.  Use
+       print_immediate_offset_address.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-opc.c (BANK): New macro.
+       (R32, R64): Take a register number as argument
+       (int_reg): Use BANK.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-opc.c (print_register_list): Add a prefix parameter.
+       (aarch64_print_operand): Update accordingly.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-tbl.h (AARCH64_OPERNADS): Use fpimm rather than imm
+       for FPIMM.
+       * aarch64-asm.h (ins_fpimm): New inserter.
+       * aarch64-asm.c (aarch64_ins_fpimm): New function.
+       * aarch64-asm-2.c: Regenerate.
+       * aarch64-dis.h (ext_fpimm): New extractor.
+       * aarch64-dis.c (aarch64_ext_imm): Remove fpimm test.
+       (aarch64_ext_fpimm): New function.
+       * aarch64-dis-2.c: Regenerate.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-asm.c: Include libiberty.h.
+       (insert_fields): New function.
+       (aarch64_ins_imm): Use it.
+       * aarch64-dis.c (extract_fields): New function.
+       (aarch64_ext_imm): Use it.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-opc.c (aarch64_logical_immediate_p): Replace is32
+       with an esize parameter.
+       (operand_general_constraint_met_p): Update accordingly.
+       Fix misindented code.
+       * aarch64-asm.c (aarch64_ins_limm): Update call to
+       aarch64_logical_immediate_p.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-opc.c (match_operands_qualifier): Handle F_STRICT.
+
+2016-09-21  Richard Sandiford  <richard.sandiford@arm.com>
+
+       * aarch64-gen.c (indented_print): Avoid hard-coded indentation limit.
+
 2016-09-15  Claudiu Zissulescu  <claziss@synopsys.com>
 
        * arc-dis.c (find_format): Walk the linked list pointed by einsn.