[AArch64][PATCH 13/14] Support FP16 Adv.SIMD Shift By Immediate instructions.
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
index 70a7195e8a5209fa989d796098939916f7b79ad7..5b76b1b32a8b7b603d7ce285e20fadd3ba685d02 100644 (file)
@@ -1,3 +1,21 @@
+2015-12-14  Matthew Wahab  <matthew.wahab@arm.com>
+
+       * aarch64-asm-2.c: Regenerate.
+       * aarch64-dis-2.c: Regenerate.
+       * aarch64-opc-2.c: Regenerate.
+       * aarch64-tbl.h (QL_VSHIFT_H): New.
+       (aarch64_opcode_table): Add fp16 versions of scvtf, fcvtzs, ucvtf
+       and fcvtzu to the Adv.SIMD shift by immediate group.
+
+2015-12-14  Matthew Wahab  <matthew.wahab@arm.com>
+
+       * aarch64-asm-2.c: Regenerate.
+       * aarch64-dis-2.c: Regenerate.
+       * aarch64-opc-2.c: Regenerate.
+       * aarch64-tbl.h (QL_SISD_PAIR_H): New.
+       (aarch64_opcode_table): Add fp16 versions of fmaxnmp, faddp,
+       fmaxp, fminnmp, fminp to the Adv.SIMD scalar pairwise group.
+
 2015-12-14  Matthew Wahab  <matthew.wahab@arm.coM>
 
        * aarch64-dis.c (get_vreg_qualifier_from_value): Update comment
This page took 0.023124 seconds and 4 git commands to generate.