Fix shift left warning at source
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
index 3260c891955bd965fce5ad6ada4551c223c611a0..63361e4f6aca835f55a584349d2f811cfe3ec1bd 100644 (file)
@@ -1,3 +1,87 @@
+2016-03-02  Alan Modra  <amodra@gmail.com>
+
+       * fr30-ibld.c: Regenerate.
+
+2016-03-01  Nick Clifton  <nickc@redhat.com>
+
+       PR target/19747
+       * rl78-dis.c (print_insn_rl78_common): Fix typo.
+
+2016-02-24  Renlin Li  <renlin.li@arm.com>
+
+       * arm-dis.c (coprocessor_opcodes): Add fp16 instruction entries.
+       (print_insn_coprocessor): Support fp16 instructions.
+
+2016-02-24  Renlin Li  <renlin.li@arm.com>
+
+       * arm-dis.c (print_insn_coprocessor): Fix mask for vsel, vmaxnm,
+       vminnm, vrint(mpna).
+
+2016-02-24  Renlin Li  <renlin.li@arm.com>
+
+       * arm-dis.c (print_insn_coprocessor): Check co-processor number for
+       cpd/cpd2, mcr/mcr2, mrc/mrc2, ldc/ldc2, stc/stc2.
+
+2016-02-15  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * i386-dis.c (print_insn): Parenthesize expression to prevent
+       truncated addresses.
+       (OP_J): Likewise.
+
+2016-02-10  Claudiu Zissulescu  <claziss@synopsys.com>
+           Janek van Oirschot  <jvanoirs@synopsys.com>
+
+        * arc-opc.c (arc_relax_opcodes, arc_num_relax_opcodes): New
+        variable.
+
+2016-02-04  Nick Clifton  <nickc@redhat.com>
+
+       PR target/19561
+       * msp430-dis.c (print_insn_msp430): Add a special case for
+       decoding an RRC instruction with the ZC bit set in the extension
+       word.
+
+2016-02-02  Andrew Burgess  <andrew.burgess@embecosm.com>
+
+       * cgen-ibld.in (insert_normal): Rework calculation of shift.
+       * epiphany-ibld.c: Regenerate.
+       * fr30-ibld.c: Regenerate.
+       * frv-ibld.c: Regenerate.
+       * ip2k-ibld.c: Regenerate.
+       * iq2000-ibld.c: Regenerate.
+       * lm32-ibld.c: Regenerate.
+       * m32c-ibld.c: Regenerate.
+       * m32r-ibld.c: Regenerate.
+       * mep-ibld.c: Regenerate.
+       * mt-ibld.c: Regenerate.
+       * or1k-ibld.c: Regenerate.
+       * xc16x-ibld.c: Regenerate.
+       * xstormy16-ibld.c: Regenerate.
+
+2016-02-02  Andrew Burgess  <andrew.burgess@embecosm.com>
+
+       * epiphany-dis.c: Regenerated from latest cpu files.
+
+2016-02-01  Michael McConville  <mmcco@mykolab.com>
+
+       * cgen-dis.c (count_decodable_bits): Use unsigned value for mask
+       test bit.
+
+2016-01-25  Renlin Li  <renlin.li@arm.com>
+
+       * arm-dis.c (mapping_symbol_for_insn): New function.
+       (find_ifthen_state): Call mapping_symbol_for_insn().
+
+2016-01-20  Matthew Wahab  <matthew.wahab@arm.com>
+
+       * aarch64-opc.c (operand_general_constraint_met_p): Check validity
+       of MSR UAO immediate operand.
+
+2016-01-18  Maciej W. Rozycki  <macro@imgtec.com>
+
+       * mips-dis.c (print_insn_micromips): Remove 48-bit microMIPS
+       instruction support.
+
 2016-01-17  Alan Modra  <amodra@gmail.com>
 
        * configure: Regenerate.
This page took 0.026833 seconds and 4 git commands to generate.