* mn10300-opc.c: Add some comments explaining the various

[deliverable/binutils-gdb.git] / opcodes / ChangeLog

diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index fd30222115a9d03ccb071872895aefce11ded144..a50505bdf9174091be83883543ea264ff831258a 100644 (file)
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,97 @@
+Fri Dec  6 14:48:09 1996  Jeffrey A Law  (law@cygnus.com)
+
+       * mn10300-opc.c: Add some comments explaining the various
+       operands and such.
+
+       * mn10300-dis.c (disassemble): Fix minor gcc -Wall warnings.
+
+Thu Dec  5 12:09:48 1996  J.T. Conklin  <jtc@rtl.cygnus.com>
+
+       * m68k-dis.c (print_insn_arg): Handle new < and > operand
+       specifiers.
+
+       * m68k-opc.c (m68k_opcodes): Simplify table by using < and >
+       operand specifiers in fmovm* instructions.
+
+Wed Dec  4 14:52:18 1996  Ian Lance Taylor  <ian@cygnus.com>
+
+       * ppc-opc.c (insert_li): Give an error if the offset has the two
+       least significant bits set.
+
+Wed Nov 27 13:09:01 1996  Ian Lance Taylor  <ian@cygnus.com>
+
+       * mips-dis.c (print_insn_mips16): Separate the instruction from
+       the arguments with a tab, not a space.
+
+Tue Nov 26 13:24:17 1996  Jeffrey A Law  (law@cygnus.com)
+
+       * mn10300-dis.c (disasemble): Finish conversion to '$' as
+       register prefix.
+
+       * mn10300-opc.c (mn10300_opcodes): Fix mask field for
+       mov am,(imm32,sp).
+
+Tue Nov 26 10:53:21 1996  Ian Lance Taylor  <ian@cygnus.com>
+
+       * configure: Rebuild with autoconf 2.12.
+
+       Add support for mips16 (16 bit MIPS implementation):
+       * mips16-opc.c: New file.
+       * mips-dis.c: Include "elf-bfd.h" and "elf/mips.h".
+       (mips16_reg_names): New static array.
+       (print_insn_big_mips): Use print_insn_mips16 in 16 bit mode or
+       after seeing a 16 bit symbol.
+       (print_insn_little_mips): Likewise.
+       (print_insn_mips16): New static function.
+       (print_mips16_insn_arg): New static function.
+       * mips-opc.c: Add jalx instruction.
+       * Makefile.in (mips16-opc.o): New target.
+       * configure.in: Use mips16-opc.o for bfd_mips_arch.
+       * configure: Rebuild.
+
+Mon Nov 25 16:15:17 1996  J.T. Conklin  <jtc@cygnus.com>
+
+       * m68k-opc.c (m68k_opcodes): Simplify table by using < and >
+       operand specifiers in *save, *restore and movem* instructions.
+
+       * m68k-opc.c (m68k_opcodes): Fix move and movem instructions for
+       the coldfire.
+
+       * m68k-opc.c (m68k_opcodes): The coldfire (mcf5200) can only use
+       register operands for immediate arithmetic, not, neg, negx, and
+       set according to condition instructions.
+       
+       * m68k-opc.c (m68k_opcodes): Consistantly Use "s" as the storage
+       specifier of the effective-address operand in immediate forms of
+       arithmetic instructions.  The specifier for the immediate operand
+       notes how and where the constant will be stored.
+
+Mon Nov 25 11:17:01 1996  Jeffrey A Law  (law@cygnus.com)
+
+       * mn10300-opc.c (mn10300_opcodes): Remove redundant "lcc"
+       opcode.
+
+       * mn10300-dis.c (disassemble): Use '$' instead of '%' for 
+       register prefix.
+
+       * mn10300-dis.c (disassemble): Prefix registers with '%'.
+
+Wed Nov 20 10:37:13 1996  Jeffrey A Law  (law@cygnus.com)
+
+       * mn10300-dis.c (disassemble): Handle register lists.
+
+       * mn10300-opc.c: Fix handling of register list operand for
+       "call", "ret", and "rets" instructions.
+
+       * mn10300-dis.c (disassemble): Print PC-relative and memory
+       addresses symbolically if possible.
+       * mn10300-opc.c: Distinguish between absolute memory addresses,
+       pc-relative offsets & random immediates.
+
+       * mn10300-dis.c (print_insn_mn10300): Fix fetch of last byte
+       in 7 byte insns.
+       (disassemble): Handle SPLIT and EXTENDED operands.
+
 Tue Nov 19 13:33:01 1996  Jeffrey A Law  (law@cygnus.com)
 
        * mn10300-dis.c: Rough cut at printing some operands.