* mn10300-dis.c: Rough cut at printing some operands.

[deliverable/binutils-gdb.git] / opcodes / ChangeLog

diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index da8546a58aad150c06eea806528590176d5d926d..fd30222115a9d03ccb071872895aefce11ded144 100644 (file)
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,5 +1,42 @@
+Tue Nov 19 13:33:01 1996  Jeffrey A Law  (law@cygnus.com)
+
+       * mn10300-dis.c: Rough cut at printing some operands.
+
+       * mn10300-dis.c: Start working on disassembler support.
+       * mn10300-opc.c (mn10300_opcodes): Fix masks on several insns.
+
+       * mn10300-opc.c (mn10300_operands): Add "REGS" for a register
+       list.
+       (mn10300_opcodes): Use REGS for register list in "movm" instructions.
+       
+start-sanitize-d10v
+Mon Nov 18 15:20:35 1996  Michael Meissner  <meissner@tiktok.cygnus.com>
+
+       * d10v-opc.c (d10v_opcodes): Add3 sets the carry.
+
+end-sanitize-d10v
+Fri Nov 15 13:43:19 1996  Jeffrey A Law  (law@cygnus.com)
+
+       * mn10300-opc.c (mn10300_opcodes): Demand parens around
+       register argument is calls and jmp instructions.
+
+Thu Nov  7 00:26:05 1996  Jeffrey A Law  (law@cygnus.com)
+
+       * mn10300-opc.c (mn10300_opcodes): Use DN01 for putx and
+       getx operand.  Fix opcode for mulqu imm,dn.
+
 Wed Nov  6 13:42:32 1996  Jeffrey A Law  (law@cygnus.com)
 
+       * mn10300-opc.c (mn10300_operands): Hijack "bits" field
+       in MN10300_OPERAND_SPLIT operands for how many bits
+       appear in the basic insn word.  Add IMM32_HIGH24,
+       IMM32_HIGH24_LOWSHIFT8, IMM8E_SHIFT8.  
+       (mn10300_opcodes): Use new operands as needed.
+
+       * mn10300-opc.c (mn10300_operands): Add IMM32_LOWSHIFT8
+       for bset, bclr, btst instructions.
+       (mn10300_opcodes): Use new IMM32_LOWSHIFT8 as needed.
+
        * mn10300-opc.c (mn10300_operands): Remove many redundant
        operands.  Update opcode table as appropriate.
        (IMM32): Add MN10300_OPERAND_SPLIT flag.