[PATCH v2 0/9] RISC-V: Support version controling for ISA standard extensions and CSR
[deliverable/binutils-gdb.git] / sim / mcore / sim-main.h
index 16ef3e240fb5035e5889a09f5ac55b1b7f10546f..773ab976e34047a32fd57192489d907d7e6b81ec 100644 (file)
@@ -1,5 +1,5 @@
 /* Simulator for Motorola's MCore processor
-   Copyright (C) 2009-2015 Free Software Foundation, Inc.
+   Copyright (C) 2009-2020 Free Software Foundation, Inc.
 
 This file is part of GDB, the GNU debugger.
 
This page took 0.024476 seconds and 4 git commands to generate.