+2002-02-11 Chris Demetriou <cgd@broadcom.com>
+
+ * mips.igen (ADD, ADDI, DADDI, DSUB, SUB): Add comment
+ indicating that ALU32_END or ALU64_END are there to check
+ for overflow.
+ (DADD): Likewise, but also remove previous comment about
+ overflow checking.
+
+2002-02-10 Chris Demetriou <cgd@broadcom.com>
+
+ * mips.igen (DDIV, DIV, DIVU, DMULT, DMULTU, DSLL, DSLL32,
+ DSLLV, DSRA, DSRA32, DSRAV, DSRL, DSRL32, DSRLV, DSUB, DSUBU,
+ JALR, JR, MOVN, MOVZ, MTLO, MULT, MULTU, SLL, SLLV, SLT, SLTU,
+ SRAV, SRLV, SUB, SUBU, SYNC, XOR, MOVtf, DI, DMFC0, DMTC0, EI,
+ ERET, RFE, TLBP, TLBR, TLBWI, TLBWR): Tweak instruction opcode
+ fields (i.e., add and move commas) so that they more closely
+ match the MIPS ISA documentation opcode partitioning.
+
+2002-02-10 Chris Demetriou <cgd@broadcom.com>
+
+ * mips.igen (ADDI): Print immediate value.
+ (BREAK): Print code.
+ (DADDIU, DSRAV, DSRLV): Print correct instruction name.
+ (SLL): Print "nop" specially, and don't run the code
+ that does the shift for the "nop" case.
+
+2001-11-17 Fred Fish <fnf@redhat.com>
+
+ * sim-main.h (float_operation): Move enum declaration outside
+ of _sim_cpu struct declaration.
+
+2001-04-12 Jim Blandy <jimb@redhat.com>
+
+ * mips.igen (CFC1, CTC1): Pass the correct register numbers to
+ PENDING_FILL. Use PENDING_SCHED directly to handle the pending
+ set of the FCSR.
+ * sim-main.h (COCIDX): Remove definition; this isn't supported by
+ PENDING_FILL, and you can get the intended effect gracefully by
+ calling PENDING_SCHED directly.
+
+2001-02-23 Ben Elliston <bje@redhat.com>
+
+ * sim-main.h (ENGINE_ISSUE_PREFIX_HOOK): Only define if not
+ already defined elsewhere.
+
+2001-02-19 Ben Elliston <bje@redhat.com>
+
+ * sim-main.h (sim_monitor): Return an int.
+ * interp.c (sim_monitor): Add return values.
+ (signal_exception): Handle error conditions from sim_monitor.
+
+2001-02-08 Ben Elliston <bje@redhat.com>
+
+ * sim-main.c (load_memory): Pass cia to sim_core_read* functions.
+ (store_memory): Likewise, pass cia to sim_core_write*.
+
+2000-10-19 Frank Ch. Eigler <fche@redhat.com>
+
+ On advice from Chris G. Demetriou <cgd@sibyte.com>:
+ * sim-main.h (GPR_CLEAR): Remove unused alternative macro.
+
+Thu Jul 27 22:02:05 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ From Maciej W. Rozycki <macro@ds2.pg.gda.pl>:
+ * Makefile.in: Don't delete *.igen when cleaning directory.
+
+Wed Jul 19 18:50:51 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * m16.igen (break): Call SignalException not sim_engine_halt.
+
+Mon Jul 3 11:13:20 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ From Jason Eckhardt:
+ * mips.igen (MOVZ.fmt, MOVN.fmt): Move conditional on GPR[RT].
+
+Tue Jun 13 20:52:07 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * mips.igen (MxC1, DMxC1): Fix printf formatting.
+
+2000-05-24 Michael Hayes <mhayes@cygnus.com>
+
+ * mips.igen (do_dmultx): Fix typo.
+
+Tue May 23 21:39:23 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * configure: Regenerated to track ../common/aclocal.m4 changes.
+
+Fri Apr 28 20:48:36 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * mips.igen (DMxC1): Fix format arguments for sim_io_eprintf call.
+
+2000-04-12 Frank Ch. Eigler <fche@redhat.com>
+
+ * sim-main.h (GPR_CLEAR): Define macro.
+
+Mon Apr 10 00:07:09 2000 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * interp.c (decode_coproc): Output long using %lx and not %s.
+
+2000-03-21 Frank Ch. Eigler <fche@redhat.com>
+
+ * interp.c (sim_open): Sort & extend dummy memory regions for
+ --board=jmr3904 for eCos.
+
+2000-03-02 Frank Ch. Eigler <fche@redhat.com>
+
+ * configure: Regenerated.
+
+Tue Feb 8 18:35:01 2000 Donald Lindsay <dlindsay@hound.cygnus.com>
+
+ * interp.c, mips.igen: all 5 DEADC0DE situations now have sim_io_eprintf
+ calls, conditional on the simulator being in verbose mode.
+
+Fri Feb 4 09:45:15 2000 Donald Lindsay <dlindsay@cygnus.com>
+
+ * sim-main.c (cache_op): Added case arm so that CACHE ops to a secondary
+ cache don't get ReservedInstruction traps.
+
+1999-11-29 Mark Salter <msalter@cygnus.com>
+
+ * dv-tx3904sio.c (tx3904sio_io_write_buffer): Use write value as a mask
+ to clear status bits in sdisr register. This is how the hardware works.
+
+ * interp.c (sim_open): Added more memory aliases for jmr3904 hardware
+ being used by cygmon.
+
+1999-11-11 Andrew Haley <aph@cygnus.com>
+
+ * interp.c (decode_coproc): Correctly handle DMFC0 and DMTC0
+ instructions.
+
+Thu Sep 9 15:12:08 1999 Geoffrey Keating <geoffk@cygnus.com>
+
+ * mips.igen (MULT): Correct previous mis-applied patch.
+
+Tue Sep 7 13:34:54 1999 Geoffrey Keating <geoffk@cygnus.com>
+
+ * mips.igen (delayslot32): Handle sequence like
+ mtc1 $at,$f12 ; jal fp_add ; mov.s $f13,$f12
+ correctly by calling ENGINE_ISSUE_PREFIX_HOOK() before issue.
+ (MULT): Actually pass the third register...
+
+1999-09-03 Mark Salter <msalter@cygnus.com>
+
+ * interp.c (sim_open): Added more memory aliases for additional
+ hardware being touched by cygmon on jmr3904 board.
+
+Thu Sep 2 18:15:53 1999 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * configure: Regenerated to track ../common/aclocal.m4 changes.
+
+Tue Jul 27 16:36:51 1999 Andrew Cagney <cagney@amy.cygnus.com>
+
+ * interp.c (sim_store_register): Handle case where client - GDB -
+ specifies that a 4 byte register is 8 bytes in size.
+ (sim_fetch_register): Ditto.
+
+1999-07-14 Frank Ch. Eigler <fche@cygnus.com>
+
+ Implement "sim firmware" option, inspired by jimb's version of 1998-01.
+ * interp.c (firmware_option_p): New global flag: "sim firmware" given.
+ (idt_monitor_base): Base address for IDT monitor traps.
+ (pmon_monitor_base): Ditto for PMON.
+ (lsipmon_monitor_base): Ditto for LSI PMON.
+ (MONITOR_BASE, MONITOR_SIZE): Removed macros.
+ (mips_option): Add "firmware" option with new OPTION_FIRMWARE key.
+ (sim_firmware_command): New function.
+ (mips_option_handler): Call it for OPTION_FIRMWARE.
+ (sim_open): Allocate memory for idt_monitor region. If "--board"
+ option was given, add no monitor by default. Add BREAK hooks only if
+ monitors are also there.
+
+Mon Jul 12 00:02:27 1999 Andrew Cagney <cagney@amy.cygnus.com>
+
+ * interp.c (sim_monitor): Flush output before reading input.
+
+Sun Jul 11 19:28:11 1999 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * tconfig.in (SIM_HANDLES_LMA): Always define.
+
+Thu Jul 8 16:06:59 1999 Andrew Cagney <cagney@b1.cygnus.com>
+
+ From Mark Salter <msalter@cygnus.com>:
+ * interp.c (BOARD_BSP): Define. Add to list of possible boards.
+ (sim_open): Add setup for BSP board.
+
+Wed Jul 7 12:45:58 1999 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * mips.igen (MULT, MULTU): Add syntax for two operand version.
+ (DMFC0, DMTC0): Recognize. Call DecodeCoproc which will report
+ them as unimplemented.
+
+1999-05-08 Felix Lee <flee@cygnus.com>
+
+ * configure: Regenerated to track ../common/aclocal.m4 changes.
+
1999-04-21 Frank Ch. Eigler <fche@cygnus.com>
* mips.igen (bc0f): For the TX39 only, decode this as a no-op stub.