* gencode.c (tab): For shad snd shld, fix result for

[deliverable/binutils-gdb.git] / sim / sh / ChangeLog

diff --git a/sim/sh/ChangeLog b/sim/sh/ChangeLog
index e8afeb66c752c3b5d4b10b5ec26046bed502b7bb..10b4ae217101bf9189973d2b8f153f5cafccf62f 100644 (file)
--- a/sim/sh/ChangeLog
+++ b/sim/sh/ChangeLog
@@ -1,5 +1,33 @@
+2004-08-18  J"orn Rennecke <joern.rennecke@superh.com>
+
+       * gencode.c (tab): For shad snd shld, fix result for
+       (op1 < 0 && shift_amount == 0).
+
+2004-02-02  Michael Snyder  <msnyder@redhat.com>
+
+       * gencode.c (movua.l): Set thislock to 0, not n.
+
+2004-02-12  Michael Snyder  <msnyder@redhat.com>
+
+       * gencode.c (table): Change from char to short.
+       (dumptable): Change generated table from char to short.
+       * interp.c (sh_jump_table, sh_dsp_table, ppi_table): char to short.
+       (init_dsp): Compute size of sh_dsp_table.
+       (sim_resume): Change jump_table from char to short.
+
+2004-01-27  Michael Snyder  <msnyder@redhat.com>
+
+       * gencode.c: (op tab): Some refs and defs fixes.
+       "fsrra" -> "fsrra <FREG_N>".
+       "sleep": replace array ref with array addr.
+       "trapa": ditto. 
+       Comment and whitespace clean-ups.
+
 2004-01-07  Michael Snyder  <msnyder@redhat.com>
 
+       * gencode.c: Whitespace cleanup.
+       * interp.c: Ditto.
+
        * gencode.c: Replace 'Hitachi' with 'Renesas'.
        (op tab): Add new instructions for sh4a, DBR, SBR.
        (expand_opcode): Add handling for new movxy combinations.