MIPS: Simplify PTRACE_PEEKUSR for FPC_EIR
authorPaul Burton <paul.burton@imgtec.com>
Tue, 19 Nov 2013 17:30:35 +0000 (17:30 +0000)
committerRalf Baechle <ralf@linux-mips.org>
Mon, 31 Mar 2014 16:17:12 +0000 (18:17 +0200)
commit3351047f01fe012abbb585b400d1c51b57ed011d
tree50e921b62fda46b18a9528f0e5b14a031afa168c
parentd7b12056bc9cbd7f0c0ae5bc52f2b049d48c4314
MIPS: Simplify PTRACE_PEEKUSR for FPC_EIR

All architecturally defined bits in the FPU implementation register
are read only & unchanging. It contains some implementation-defined
bits but the architecture manual states "This bits are explicitly not
intended to be used for mode control functions" which seems to provide
justification for viewing the register as a whole as unchanging. This
being the case we can simply re-use the value we read at boot rather
than having to re-read it later, and avoid the complexity which that
read entails.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Reviewed-by: Qais Yousef <qais.yousef@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/6144/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/kernel/ptrace.c
arch/mips/kernel/ptrace32.c
This page took 0.02577 seconds and 5 git commands to generate.