drm/i915: Store and use edram capabilities
authorMika Kuoppala <mika.kuoppala@linux.intel.com>
Wed, 13 Apr 2016 14:26:43 +0000 (17:26 +0300)
committerMika Kuoppala <mika.kuoppala@intel.com>
Thu, 14 Apr 2016 09:27:37 +0000 (12:27 +0300)
commit3accaf7e734d691dd8494548da009a646426655c
tree542e62b70c5da5f1cd6f7023e0799042bcfb88f2
parent666fbcf5c21d8d8654b00b9c2e21a3caf070e9f8
drm/i915: Store and use edram capabilities

Store the edram capabilities instead of only the size of
edram. This is preparatory patch to allow edram size calculation
based on edram capability bits for gen9+. With gen9 the
edram is behind llc and is a separate entity. With hsw/bdw
it was more of a victim cache for LLC so the name 'eLLC' might
be warranted. Regardless, rename all mentions of eLLC to EDRAM to
clear the confusion.

v2: return bytes for edram size (Chris)
    s/eLLC/eDRAM in output if we are gen > 8

v3: rebase, INTEL_GEN (Chris)

Signed-off-by: Mika Kuoppala <mika.kuoppala@intel.com>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
drivers/gpu/drm/i915/i915_debugfs.c
drivers/gpu/drm/i915/i915_drv.h
drivers/gpu/drm/i915/i915_gem.c
drivers/gpu/drm/i915/i915_gem_gtt.c
drivers/gpu/drm/i915/i915_reg.h
drivers/gpu/drm/i915/intel_uncore.c
This page took 0.035908 seconds and 5 git commands to generate.