riscv: Template memory ordering and percpu access mode
authorMathieu Desnoyers <mathieu.desnoyers@efficios.com>
Tue, 25 Apr 2023 16:02:24 +0000 (12:02 -0400)
committerMathieu Desnoyers <mathieu.desnoyers@efficios.com>
Tue, 25 Apr 2023 22:38:09 +0000 (18:38 -0400)
commit154b6bde7177cab2480f0a46bb9dbf2133a94e7e
tree1c45e99478f34e27ff4e6739f50744af6261d2bc
parentf3b2cb145d71d54e6d4002683586c64b9cb1ba42
riscv: Template memory ordering and percpu access mode

Introduce a rseq-riscv-bits.h template header which is internally included
to generate the static inline functions covering:

- relaxed and release memory ordering,
- per-cpu-id and per-mm-cid per-cpu data access.

Signed-off-by: Mathieu Desnoyers <mathieu.desnoyers@efficios.com>
Change-Id: Ia88fd435f0593f31f31eec5cd8cd8099b1cb8af8
include/rseq/rseq-riscv-bits.h [new file with mode: 0644]
include/rseq/rseq-riscv.h
This page took 0.024249 seconds and 4 git commands to generate.