clk: tegra: No 7.1 super clk dividers on Tegra20
authorPeter De Schrijver <pdeschrijver@nvidia.com>
Fri, 8 Feb 2013 12:44:09 +0000 (14:44 +0200)
committerStephen Warren <swarren@nvidia.com>
Mon, 11 Mar 2013 20:29:22 +0000 (14:29 -0600)
commitbf161d2163f7b8bf4823829dbc1a14111760187e
tree43c9ca8c12d394078de47d3d9576782535f4713d
parent02e75d648899df96b79a4f98380679f48b91e3d4
clk: tegra: No 7.1 super clk dividers on Tegra20

Unlike Tegra30, Tegra20 does not have a 7.1 divider for the CPU superclk.
Remove the clocks related to the divider.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
drivers/clk/tegra/clk-tegra20.c
This page took 0.026568 seconds and 5 git commands to generate.