clk: st: STiH407: Support for clockgenA0
authorGabriel FERNANDEZ <gabriel.fernandez@st.com>
Tue, 15 Jul 2014 15:20:24 +0000 (17:20 +0200)
committerMike Turquette <mturquette@linaro.org>
Tue, 29 Jul 2014 05:36:34 +0000 (22:36 -0700)
commiteee8f783277ae1c174350e6048b1352a997421e5
tree585559a94e18638483d681d58272e02b497e3abf
parent13e6f2da1ddf61582eb1f54f7d8e3ba9f16f12a9
clk: st: STiH407: Support for clockgenA0

The patch added support for DT registration of ClockGenA0
It includes c32 type PLL.

Signed-off-by: Gabriel Fernandez <gabriel.fernandez@linaro.org>
Signed-off-by: Olivier Bideau <olivier.bideau@st.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
drivers/clk/st/clkgen-pll.c
This page took 0.02493 seconds and 5 git commands to generate.