drm/radeon: implement async vm_flush for the CP (v7)
authorAlex Deucher <alexander.deucher@amd.com>
Fri, 31 Aug 2012 14:37:47 +0000 (10:37 -0400)
committerAlex Deucher <alexander.deucher@amd.com>
Tue, 25 Jun 2013 21:50:30 +0000 (17:50 -0400)
commitf96ab484578ae813ac0d211bd95aeb8e9424fed2
tree90a28738a0e89814ed68bfe132ce3f22bf3d184f
parentfbc832c7f55179e647543f76c9f4b4bdd9c3afcc
drm/radeon: implement async vm_flush for the CP (v7)

Update the page table base address and flush the
VM TLB using the CP.

v2: update for 2 level PTs
v3: use new packet for invalidate
v4: update SH_MEM* regs when flushing the VM
v5: add pfp sync, go back to old style vm TLB invalidate
v6: fix hdp flush packet count
v7: use old style HDP flush

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/radeon/cik.c
This page took 0.029031 seconds and 5 git commands to generate.