riscv: Rename RSEQ_ASM_OP_R_BAD_MEMCPY to RSEQ_ASM_OP_R_BYTEWISE_MEMCPY
authorMathieu Desnoyers <mathieu.desnoyers@efficios.com>
Tue, 27 Feb 2024 20:45:32 +0000 (15:45 -0500)
committerMathieu Desnoyers <mathieu.desnoyers@efficios.com>
Tue, 27 Feb 2024 22:28:07 +0000 (17:28 -0500)
This is more descriptive.

Signed-off-by: Mathieu Desnoyers <mathieu.desnoyers@efficios.com>
Change-Id: I3f397cc63f60c2d806b1665de9b6bae4106f1db1

include/rseq/rseq-riscv-bits.h
include/rseq/rseq-riscv.h

index 1d923bac8b89f09a8aa3dae0f557d3b92f535588..3cc8ece07680cdcdfc5fcf089b15dc696cfbf722 100644 (file)
@@ -364,7 +364,7 @@ int RSEQ_TEMPLATE_IDENTIFIER(rseq_load_cbne_memcpy_store__ptr)(intptr_t *v, intp
                                  RSEQ_ASM_CBNE_CPU_ID(cpu_id, current_cpu_id, "%l[error1]")
                                  RSEQ_ASM_OP_CBNE(v, expect, "%l[error2]")
 #endif
-                                 RSEQ_ASM_OP_R_BAD_MEMCPY(dst, src, len)
+                                 RSEQ_ASM_OP_R_BYTEWISE_MEMCPY(dst, src, len)
                                  RSEQ_INJECT_ASM(5)
 #ifdef RSEQ_TEMPLATE_MO_RELEASE
                                  RSEQ_ASM_OP_FINAL_STORE_RELEASE(newv, v, 3)
index 2475b72da342a108876d2792c2067fed1d05a78f..3fb7232378dec69a2ffd3d19caabc1859a22c93f 100644 (file)
@@ -147,7 +147,7 @@ do {                                                                        \
        REG_S   RSEQ_ASM_TMP_REG_1 ", %[" __rseq_str(var) "]\n"         \
        __rseq_str(post_commit_label) ":\n"
 
-#define RSEQ_ASM_OP_R_BAD_MEMCPY(dst, src, len)                                \
+#define RSEQ_ASM_OP_R_BYTEWISE_MEMCPY(dst, src, len)                   \
        "beqz   %[" __rseq_str(len) "], 333f\n"                         \
        "mv     " RSEQ_ASM_TMP_REG_1 ", %[" __rseq_str(len) "]\n"       \
        "mv     " RSEQ_ASM_TMP_REG_2 ", %[" __rseq_str(src) "]\n"       \
This page took 0.037289 seconds and 4 git commands to generate.