PM / devfreq: update the name of EXYNOS clock registers that were omitted
authorMyungJoo Ham <myungjoo.ham@samsung.com>
Fri, 9 Mar 2012 06:53:00 +0000 (15:53 +0900)
committerKukjin Kim <kgene.kim@samsung.com>
Sun, 11 Mar 2012 06:30:21 +0000 (22:30 -0800)
In the commit, "PM / devfreq: update the name of EXYNOS clock register"
ommitted one register.

Signed-off-by: MyungJoo Ham <myungjoo.ham@samsung.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
drivers/devfreq/exynos4_bus.c

index 565aa98a4219a11313f4f4764d33e61c508fa269..cfaa98a00b9e596fbfc98277df6b2086501c7cbf 100644 (file)
@@ -868,9 +868,9 @@ static int exynos4x12_init_tables(struct busfreq_data *data)
        int ret;
 
        /* Enable pause function for DREX2 DVFS */
-       tmp = __raw_readl(S5P_DMC_PAUSE_CTRL);
-       tmp |= DMC_PAUSE_ENABLE;
-       __raw_writel(tmp, S5P_DMC_PAUSE_CTRL);
+       tmp = __raw_readl(EXYNOS4_DMC_PAUSE_CTRL);
+       tmp |= EXYNOS4_DMC_PAUSE_ENABLE;
+       __raw_writel(tmp, EXYNOS4_DMC_PAUSE_CTRL);
 
        tmp = __raw_readl(EXYNOS4_CLKDIV_DMC0);
 
This page took 0.026003 seconds and 5 git commands to generate.