Add assembler and disassembler support for the new Armv8.4-a registers for AArch64.
[deliverable/binutils-gdb.git] / include / opcode / riscv.h
2017-10-24  Andrew WatermanRISC-V: Only relax to C.LUI when imm != 0 and rd !...
2017-01-03  Kito ChengAdd support for the Q extension to the RISCV ISA.
2017-01-02  Alan ModraUpdate year range in copyright notice of all files.
2016-11-01  Nick CliftonAdd support for RISC-V architecture.
This page took 0.979325 seconds and 10 git commands to generate.