projects
/
deliverable
/
binutils-gdb.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
MIPS16/opcodes: Correct 64-bit macros' ISA membership
[deliverable/binutils-gdb.git]
/
opcodes
/
ChangeLog
2016-12-20
Maciej W. Rozycki
MIPS16/opcodes: Correct 64-bit macros' ISA membership
blob
|
commitdiff
|
raw
2016-12-20
Maciej W. Rozycki
MIPS16/opcodes: Correct I64/SDRASP opcode's ISA membership
blob
|
commitdiff
|
raw
|
diff to current
2016-12-20
Andrew Waterman
Correct assembler mnemonic for RISC-V aqrl AMOs
blob
|
commitdiff
|
raw
|
diff to current
2016-12-20
Andrew Waterman
Fix disassembly of RISC-V CSR instructions under -Mno...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-20
Andrew Waterman
Add canonical JALR for RISC-V
blob
|
commitdiff
|
raw
|
diff to current
2016-12-20
Andrew Waterman
Re-work RISC-V gas flags: now we just support -mabi...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-20
Andrew Waterman
Formatting changes for RISC-V
blob
|
commitdiff
|
raw
|
diff to current
2016-12-20
Alan Modra
Add opcodes RISC-V dependencies
blob
|
commitdiff
|
raw
|
diff to current
2016-12-19
Maciej W. Rozycki
MIPS/opcodes: Only examine ELF file structures if SYMTA...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-19
Maciej W. Rozycki
MIPS/opcodes: Only call `bfd_mips_elf_get_abiflags...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-16
Nick Clifton
Fix compile time warning building arm-dis.c
blob
|
commitdiff
|
raw
|
diff to current
2016-12-14
Maciej W. Rozycki
MIPS/opcodes: Also set disassembler's ASE flags from...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-14
Maciej W. Rozycki
MIPS/opcodes: Reorder ELF file header flag handling...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-14
Maciej W. Rozycki
MIPS16: Fix SP-relative SD instruction annotation
blob
|
commitdiff
|
raw
|
diff to current
2016-12-14
Maciej W. Rozycki
MIPS16/opcodes: Fix and clarify MIPS16e commentary
blob
|
commitdiff
|
raw
|
diff to current
2016-12-13
Renlin Li
[Binutils][AARCH64]Remove Cn register for coprocessor...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-12
Yao Qi
Handle memory error in print_insn_rx
blob
|
commitdiff
|
raw
|
diff to current
2016-12-12
Yao Qi
Handle memory error in print_insn_rl78_common
blob
|
commitdiff
|
raw
|
diff to current
2016-12-09
Maciej W. Rozycki
MIPS16: Remove unused `>' operand code
blob
|
commitdiff
|
raw
|
diff to current
2016-12-09
Maciej W. Rozycki
MIPS16/opcodes: Use hexadecimal interpretation for...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-09
Maciej W. Rozycki
MIPS16/opcodes: Reformat raw EXTEND and undecoded output
blob
|
commitdiff
|
raw
|
diff to current
2016-12-08
Maciej W. Rozycki
MIPS16/opcodes: Fix off-by-one indentation in `print_mi...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-08
Maciej W. Rozycki
MIPS16/opcodes: Fix PC-relative operation delay-slot...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-08
Maciej W. Rozycki
AArch64/opcodes: Correct another `index' global shadowi...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-08
Luis Machado
Fix crash when disassembling invalid range on powerpc vle
blob
|
commitdiff
|
raw
|
diff to current
2016-12-07
Maciej W. Rozycki
MIPS/opcodes: Correct an `interaction' comment typo
blob
|
commitdiff
|
raw
|
diff to current
2016-12-07
Maciej W. Rozycki
MIPS16/opcodes: Update opcode table comment
blob
|
commitdiff
|
raw
|
diff to current
2016-12-07
Maciej W. Rozycki
MIPS/opcodes: Reformat `-M' disassembler option's help...
blob
|
commitdiff
|
raw
|
diff to current
2016-12-05
Szabolcs Nagy
[ARM] Add ARMv8.3 VCMLA and VCADD instructions
blob
|
commitdiff
|
raw
|
diff to current
2016-12-05
Szabolcs Nagy
[ARM] Add ARMv8.3 VJCVT instruction
blob
|
commitdiff
|
raw
|
diff to current
2016-12-01
Nick Clifton
Fix abort in x86 disassembler.
blob
|
commitdiff
|
raw
|
diff to current
2016-11-29
Claudiu Zissulescu
[ARC] Add checking for LP_COUNT reg usage, improve...
blob
|
commitdiff
|
raw
|
diff to current
2016-11-29
Claudiu Zissulescu
[ARC] Fix disassembler option.
blob
|
commitdiff
|
raw
|
diff to current
2016-11-28
Amit Pawar
X86: Ignore REX_B bit for 32-bit XOP instructions
blob
|
commitdiff
|
raw
|
diff to current
2016-11-22
Ambrogino Modigliani
Fix spelling mistakes in comments in configure scripts
blob
|
commitdiff
|
raw
|
diff to current
2016-11-22
Jose E. Marchesi
gas,opcodes: fix hardware capabilities bumping in the...
blob
|
commitdiff
|
raw
|
diff to current
2016-11-22
Claudiu Zissulescu
[ARC] Fix printing 'b' mnemonics.
blob
|
commitdiff
|
raw
|
diff to current
2016-11-18
Szabolcs Nagy
[AArch64] Add ARMv8.3 FCMLA and FCADD instructions
blob
|
commitdiff
|
raw
|
diff to current
2016-11-18
Szabolcs Nagy
[AArch64] Add ARMv8.3 weaker release consistency load...
blob
|
commitdiff
|
raw
|
diff to current
2016-11-18
Szabolcs Nagy
[AArch64] Add ARMv8.3 javascript floating-point convers...
blob
|
commitdiff
|
raw
|
diff to current
2016-11-18
Szabolcs Nagy
[AArch64] Add ARMv8.3 combined pointer authentication...
blob
|
commitdiff
|
raw
|
diff to current
2016-11-11
Szabolcs Nagy
[AArch64] Add ARMv8.3 combined pointer authentication...
blob
|
commitdiff
|
raw
|
diff to current
2016-11-11
Szabolcs Nagy
[AArch64] Add ARMv8.3 PACGA instruction
blob
|
commitdiff
|
raw
|
diff to current
2016-11-11
Szabolcs Nagy
[AArch64] Add ARMv8.3 single source PAC instructions
blob
|
commitdiff
|
raw
|
diff to current
2016-11-11
Szabolcs Nagy
[AArch64] Add ARMv8.3 pointer authentication key registers
blob
|
commitdiff
|
raw
|
diff to current
2016-11-11
Szabolcs Nagy
[AArch64] Add ARMv8.3 instructions which are in the...
blob
|
commitdiff
|
raw
|
diff to current
2016-11-11
Szabolcs Nagy
[AArch64] Increase max_num_aliases in aarch64-gen
blob
|
commitdiff
|
raw
|
diff to current
2016-11-09
H.J. Lu
X86: Remove the .s suffix from EVEX vpextrw
blob
|
commitdiff
|
raw
|
diff to current
2016-11-09
H.J. Lu
Update opcodes/ChangeLog
blob
|
commitdiff
|
raw
|
diff to current
2016-11-09
H.J. Lu
X86: Merge AVX512F vmovq
blob
|
commitdiff
|
raw
|
diff to current
2016-11-08
H.J. Lu
X86: Remove the THREE_BYTE_0F7A entry
blob
|
commitdiff
|
raw
|
diff to current
2016-11-07
H.J. Lu
X86: Properly handle bad FPU opcode
blob
|
commitdiff
|
raw
|
diff to current
2016-11-04
Andrew Burgess
arc/nps400: Validate address type operands correctly
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
Graham Markall
arc: Implement NPS-400 dcmac instruction
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
Andrew Burgess
arc: Change max instruction length to 64-bits
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
Graham Markall
arc: Swap highbyte and lowbyte in print_insn_arc
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
Graham Markall
arc: Replace ARC_SHORT macro with arc_opcode_len function
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
Andrew Burgess
arc/opcodes/nps400: Fix some instruction masks
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
H.J. Lu
X86: Reuse opcode 0x80 decoder for opcode 0x82
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
H.J. Lu
X86: Decode opcode 0x82 as opcode 0x80 in 32-bit mode
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
H.J. Lu
X86: Rename REG_82 to REG_83
blob
|
commitdiff
|
raw
|
diff to current
2016-11-02
Igor Tsimbalist
Enable Intel AVX512_4VNNIW instructions
blob
|
commitdiff
|
raw
|
diff to current
2016-11-02
Igor Tsimbalist
Enable Intel AVX512_4FMAPS instructions
blob
|
commitdiff
|
raw
|
diff to current
2016-11-01
Nick Clifton
Add support for RISC-V architecture.
blob
|
commitdiff
|
raw
|
diff to current
2016-10-21
H.J. Lu
X86: Remove pcommit instruction
blob
|
commitdiff
|
raw
|
diff to current
2016-10-20
H.J. Lu
Check invalid mask registers
blob
|
commitdiff
|
raw
|
diff to current
2016-10-18
H.J. Lu
Check addr32flag instead of sizeflag for rip/eip
blob
|
commitdiff
|
raw
|
diff to current
2016-10-18
H.J. Lu
Remove the remaining SSE5 support
blob
|
commitdiff
|
raw
|
diff to current
2016-10-18
Maciej W. Rozycki
AArch64/opcodes: Correct an `index' global shadowing...
blob
|
commitdiff
|
raw
|
diff to current
2016-10-17
Cupertino Miranda
Removed pseudo invalid instructions opcodes.
blob
|
commitdiff
|
raw
|
diff to current
2016-10-14
Claudiu Zissulescu
[ARC] Disassembler: fix LIMM detection for short instru...
blob
|
commitdiff
|
raw
|
diff to current
2016-10-11
Jiong Wang
[AArch64] PR target/20666, fix wrong encoding of new...
blob
|
commitdiff
|
raw
|
diff to current
2016-10-07
Jiong Wang
[AArch64] PR target/20667, fix disassembler for the...
blob
|
commitdiff
|
raw
|
diff to current
2016-10-07
Alan Modra
bfd_merge_private_bfd_data tidy
blob
|
commitdiff
|
raw
|
diff to current
2016-10-05
Alan Modra
-Wimplicit-fallthrough warning fixes
blob
|
commitdiff
|
raw
|
diff to current
2016-10-05
Alan Modra
-Wimplicit-fallthrough error fixes
blob
|
commitdiff
|
raw
|
diff to current
2016-10-05
Alan Modra
Don't use boolean OR in arithmetic expressions
blob
|
commitdiff
|
raw
|
diff to current
2016-09-30
H.J. Lu
Don't assign alt twice
blob
|
commitdiff
|
raw
|
diff to current
2016-09-30
Jiong Wang
[AArch64] PR target/20553, fix opcode mask for SIMD...
blob
|
commitdiff
|
raw
|
diff to current
2016-09-29
Alan Modra
Disallow 3-operand cmp[l][i] for ppc64
blob
|
commitdiff
|
raw
|
diff to current
2016-09-26
Vlad Zakharov
When building target binaries, ensure that the warning...
blob
|
commitdiff
|
raw
|
diff to current
2016-09-26
Claudiu Zissulescu
[ARC] ISA alignment.
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64] Print spaces after commas in addresses
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64] Use "must" rather than "should" in error...
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64] Add SVE condition codes
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 31/32] Add SVE instructions
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 30/32] Add SVE instruction classes
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 29/32] Add new SVE core & FP register...
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 28/32] Add SVE FP immediate operands
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 27/32] Add SVE integer immediate operands
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 26/32] Add SVE MUL VL addressing modes
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 25/32] Add support for SVE addressing...
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 24/32] Add AARCH64_OPND_SVE_PATTERN_SCALED
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 23/32] Add SVE pattern and prfop operands
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 22/32] Add qualifiers for merging and...
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 21/32] Add Zn and Pn registers
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 20/32] Add support for tied operands
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 19/32] Refactor address-printing code
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 18/32] Tidy definition of aarch64-opc...
blob
|
commitdiff
|
raw
|
diff to current
2016-09-21
Richard Sandiford
[AArch64][SVE 17/32] Add a prefix parameter to print_re...
blob
|
commitdiff
|
raw
|
diff to current
next
This page took
0.225183 seconds
and
107
git commands to generate.