2019-03-18 |
H.J. Lu | x86: Optimize EVEX vector load/store instructions |
blob | commitdiff | raw |
2019-01-01 |
Alan Modra | Update year range in copyright notice of binutils files |
blob | commitdiff | raw | diff to current |
2018-11-06 |
Jan Beulich | x86: adjust {,E}VEX.W handling for PEXTR* / PINSR* |
blob | commitdiff | raw | diff to current |
2018-11-06 |
Jan Beulich | x86: adjust {,E}VEX.W handling outside of 64-bit mode |
blob | commitdiff | raw | diff to current |
2018-11-06 |
Jan Beulich | x86: fix various non-LIG templates |
blob | commitdiff | raw | diff to current |
2018-11-06 |
Jan Beulich | x86: allow {store} to select alternative {,}PEXTRW... |
blob | commitdiff | raw | diff to current |
2018-11-06 |
Jan Beulich | x86: add more VexWIG |
blob | commitdiff | raw | diff to current |
2018-11-06 |
Jan Beulich | x86: XOP VPHADD* / VPHSUB* are VEX.W0 |
blob | commitdiff | raw | diff to current |
2018-10-10 |
Jan Beulich | x86: fold Size{16,32,64} template attributes |
blob | commitdiff | raw | diff to current |
2018-10-05 |
H.J. Lu | x86: Add Intel ENCLV to assembler and disassembler |
blob | commitdiff | raw | diff to current |
2018-09-17 |
H.J. Lu | x86: Set EVex=2 on EVEX.128 only vmovd and vmovq |
blob | commitdiff | raw | diff to current |
2018-09-17 |
H.J. Lu | x86: Set Vex=1 on VEX.128 only vmovd and vmovq |
blob | commitdiff | raw | diff to current |
2018-09-17 |
H.J. Lu | x86: Replace VexW=3 with VexWIG |
blob | commitdiff | raw | diff to current |
2018-09-16 |
H.J. Lu | x86: Set VexW=3 on AVX vrsqrtss |
blob | commitdiff | raw | diff to current |
2018-09-15 |
H.J. Lu | x86: Set Vex=1 on VEX.128 only vmovq |
blob | commitdiff | raw | diff to current |
2018-09-14 |
H.J. Lu | x86: Support VEX/EVEX WIG encoding |
blob | commitdiff | raw | diff to current |
2018-09-14 |
Jan Beulich | x86: fold CRC32 templates |
blob | commitdiff | raw | diff to current |
2018-09-13 |
H.J. Lu | x86: Remove VexW=1 from WIG VEX movq and vmovq |
blob | commitdiff | raw | diff to current |
2018-09-13 |
H.J. Lu | i386: Update VexW field for VEX instructions |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from a few further insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512_4* insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512DQ insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512BW insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512VL insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512ER insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX512F insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from SHA insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from XOP and SSE4a insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX2 insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AVX insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from GNFI insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from PCLMUL/VPCLMUL insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from AES/VAES insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from SSE4.2 insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from SSE4.1 insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from SSSE3 insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from SSE3 insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from SSE2 insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop bogus IgnoreSize from SSE insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: drop unnecessary {,No}Rex64 |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: also allow D on 3-operand insns |
blob | commitdiff | raw | diff to current |
2018-09-13 |
Jan Beulich | x86: use D attribute also for SIMD templates |
blob | commitdiff | raw | diff to current |
2018-08-11 |
H.J. Lu | x86: Add CpuCMOV and CpuFXSR |
blob | commitdiff | raw | diff to current |
2018-08-03 |
Jan Beulich | x86: drop NoRex64 from {,v}pmov{s,z}x* |
blob | commitdiff | raw | diff to current |
2018-07-31 |
Jan Beulich | x86: also optimize KXOR{D,Q} and KANDN{D,Q} |
blob | commitdiff | raw | diff to current |
2018-07-31 |
Jan Beulich | x86: fold various AVX512 templates with so far differin... |
blob | commitdiff | raw | diff to current |
2018-07-31 |
Jan Beulich | x86/Intel: correct permitted operand sizes for AVX512... |
blob | commitdiff | raw | diff to current |
2018-07-24 |
Jan Beulich | x86-64: correct AVX512F vcvtsi2s{d,s} handling |
blob | commitdiff | raw | diff to current |
2018-07-19 |
Jan Beulich | x86: fold narrowing VCVT* templates |
blob | commitdiff | raw | diff to current |
2018-07-19 |
Jan Beulich | x86: fold VFPCLASSP{D,S} templates |
blob | commitdiff | raw | diff to current |
2018-07-19 |
Jan Beulich | x86: fold various AVX512* templates |
blob | commitdiff | raw | diff to current |
2018-07-19 |
Jan Beulich | x86: fold various AVX512DQ templates |
blob | commitdiff | raw | diff to current |
2018-07-19 |
Jan Beulich | x86: fold various AVX512BW templates |
blob | commitdiff | raw | diff to current |
2018-07-19 |
Jan Beulich | x86: fold various AVX512CD templates |
blob | commitdiff | raw | diff to current |
2018-07-19 |
Jan Beulich | x86: fold various AVX512VL templates into their AVX512F... |
blob | commitdiff | raw | diff to current |
2018-07-19 |
Jan Beulich | x86: pre-process opcodes table before parsing |
blob | commitdiff | raw | diff to current |
2018-07-18 |
H.J. Lu | x86: Split vcvtps2{,u}qq and vcvttps2{,u}qq |
blob | commitdiff | raw | diff to current |
2018-07-11 |
Jan Beulich | x86: adjust monitor/mwait templates |
blob | commitdiff | raw | diff to current |
2018-07-11 |
Jan Beulich | x86/Intel: accept memory operand size specifiers for... |
blob | commitdiff | raw | diff to current |
2018-06-01 |
Jan Beulich | x86: fold MOV to/from segment register templates |
blob | commitdiff | raw | diff to current |
2018-06-01 |
Jan Beulich | x86: don't emit REX.W for SLDT and STR |
blob | commitdiff | raw | diff to current |
2018-06-01 |
Jan Beulich | x86/Intel: accept "oword ptr" for INVPCID |
blob | commitdiff | raw | diff to current |
2018-05-09 |
H.J. Lu | x86: Remove Disp<N> from movidir{i,64b} |
blob | commitdiff | raw | diff to current |
2018-05-07 |
H.J. Lu | Enable Intel MOVDIRI, MOVDIR64B instructions |
blob | commitdiff | raw | diff to current |
2018-05-07 |
H.J. Lu | x86: Replace AddrPrefixOp0 with AddrPrefixOpReg |
blob | commitdiff | raw | diff to current |
2018-04-27 |
Igor Tsimbalist | Revert "Enable Intel MOVDIRI, MOVDIR64B instructions." |
blob | commitdiff | raw | diff to current |
2018-04-26 |
Igor Tsimbalist | Enable Intel MOVDIRI, MOVDIR64B instructions. |
blob | commitdiff | raw | diff to current |
2018-04-26 |
Jan Beulich | x86: fold various non-memory operand AVX512VL templates |
blob | commitdiff | raw | diff to current |
2018-04-26 |
Jan Beulich | x86: drop VexImmExt |
blob | commitdiff | raw | diff to current |
2018-04-25 |
Jan Beulich | x86: drop redundant AVX512VL shift templates |
blob | commitdiff | raw | diff to current |
2018-04-17 |
Igor Tsimbalist | Enable Intel CLDEMOTE instruction. |
blob | commitdiff | raw | diff to current |
2018-04-15 |
H.J. Lu | x86: Allow 32-bit registers for tpause and umwait |
blob | commitdiff | raw | diff to current |
2018-04-11 |
Igor Tsimbalist | Enable Intel WAITPKG instructions. |
blob | commitdiff | raw | diff to current |
2018-03-28 |
Jan Beulich | x86: drop VecESize |
blob | commitdiff | raw | diff to current |
2018-03-28 |
Jan Beulich | x86: convert broadcast insn attribute to boolean |
blob | commitdiff | raw | diff to current |
2018-03-28 |
Jan Beulich | x86: fold to-scalar-int conversion insns |
blob | commitdiff | raw | diff to current |
2018-03-22 |
Jan Beulich | x86: drop pointless VecESize |
blob | commitdiff | raw | diff to current |
2018-03-22 |
Jan Beulich | x86: drop remaining redundant DispN |
blob | commitdiff | raw | diff to current |
2018-03-22 |
Jan Beulich | x86: fix swapped operand handling for BNDMOV |
blob | commitdiff | raw | diff to current |
2018-03-22 |
Jan Beulich | x86/Intel: fix fallout from earlier template folding |
blob | commitdiff | raw | diff to current |
2018-03-22 |
Jan Beulich | x86: fold a few XOP templates |
blob | commitdiff | raw | diff to current |
2018-03-08 |
H.J. Lu | x86-64: Also optimize "clr reg64" |
blob | commitdiff | raw | diff to current |
2018-03-08 |
H.J. Lu | x86: Remove support for old (<= 2.8.1) versions of gcc |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: fold several AVX512VL templates |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: fold certain AVX512 rotate and shift templates |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: fold VEX-encoded GFNI templates |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: fold a few AVX512F templates |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: fold LWP templates |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: fold FMA and FMA4 templates |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: drop {X,Y,Z}MMWORD_MNEM_SUFFIX |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: drop bogus NoAVX |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: avoid SSE check for LDMXCSR/STMXCSR |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: drop FloatD |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: bogus VMOVD with 64-bit operands should only allow... |
blob | commitdiff | raw | diff to current |
2018-03-08 |
Jan Beulich | x86: fold AVX vcvtpd2ps memory forms |
blob | commitdiff | raw | diff to current |
2018-03-01 |
H.J. Lu | x86: Encode AVX256/AVX512 vpsub[bwdq] with VEX128/EVEX128 |
blob | commitdiff | raw | diff to current |
2018-02-27 |
H.J. Lu | x86: Add -O[2|s] assembler command-line options |
blob | commitdiff | raw | diff to current |
2018-02-22 |
H.J. Lu | x86: Add {rex} pseudo prefix |
blob | commitdiff | raw | diff to current |
2018-01-23 |
Igor Tsimbalist | Enable Intel PCONFIG instruction. |
blob | commitdiff | raw | diff to current |
2018-01-23 |
Igor Tsimbalist | Enable Intel WBNOINVD instruction. |
blob | commitdiff | raw | diff to current |
next |