1998-04-01 |
Ron Unrau | sky-vu.[ch]: prototype decls, cast floats to ints befor... |
blob | commitdiff | raw | diff to current |
1998-03-30 |
Frank Ch. Eigler | * Continuing sky R5900 / COP2 work. Added extra saniti... |
blob | commitdiff | raw | diff to current |
1998-03-27 |
Frank Ch. Eigler | * Inserted skeleton of R5900 COP2 simulation. Merged... |
blob | commitdiff | raw | diff to current |
1998-03-25 |
Tom Tromey | This commit was generated by cvs2svn to track changes... |
blob | commitdiff | raw | diff to current |
1998-03-03 |
Andrew Cagney | Fix DIV, DIV1 (wrong check for overflow) and DIVU1... |
blob | commitdiff | raw | diff to current |
1998-02-28 |
Andrew Cagney | Add generic sim-info.c:sim_info() function using module... |
blob | commitdiff | raw | diff to current |
1998-02-25 |
Andrew Cagney | Finish implementation of r5900 instructions. |
blob | commitdiff | raw | diff to current |
1998-02-23 |
Andrew Cagney | sim-main.h: Re-arange r5900 registers so that they... |
blob | commitdiff | raw | diff to current |
1998-02-02 |
Andrew Cagney | Rewrite the mipsI/II/III pending-slot code. |
blob | commitdiff | raw | diff to current |
1998-02-01 |
Andrew Cagney | mips: Add multi-processor support for r5900. Others... |
blob | commitdiff | raw | diff to current |
1998-01-31 |
Andrew Cagney | igen: Fix SMP simulator generator support. |
blob | commitdiff | raw | diff to current |
1998-01-21 |
Andrew Cagney | Use macro GPR_SET(N,VAL) to clear zero registers. |
blob | commitdiff | raw | diff to current |
1997-11-20 |
Andrew Cagney | o Add SIM_SIGFPE to sim-signals |
blob | commitdiff | raw | diff to current |
1997-11-20 |
Andrew Cagney | Allow reads/writes to C0_CONFIG register. |
blob | commitdiff | raw | diff to current |
1997-11-11 |
Andrew Cagney | Fix IGEN version of MFC0, MTC0, SWC1, LWC1, SDC1, LDC1... |
blob | commitdiff | raw | diff to current |
1997-11-06 |
Andrew Cagney | Replace global IPC with function argument cia or curren... |
blob | commitdiff | raw | diff to current |
1997-11-06 |
Andrew Cagney | IGEN likes to cache the current instruction address... |
blob | commitdiff | raw | diff to current |
1997-11-05 |
Andrew Cagney | Rewrite the MIPS simulator's memory model so that it... |
blob | commitdiff | raw | diff to current |
1997-11-05 |
Andrew Cagney | Delete -l and -n options, didn't do anything. |
blob | commitdiff | raw | diff to current |
1997-11-05 |
Andrew Cagney | Rewrite sim_monitor (implements read, write, open,... |
blob | commitdiff | raw | diff to current |
1997-11-04 |
Gavin Romig-Koch | Correct r5900 sanitization. |
blob | commitdiff | raw | diff to current |
1997-10-29 |
Andrew Cagney | common/sim-bits.h: Document ROTn macro. |
blob | commitdiff | raw | diff to current |
1997-10-24 |
Andrew Cagney | Add function to fetch 32bit instructions |
blob | commitdiff | raw | diff to current |
1997-10-21 |
Andrew Cagney | Use SIM*_OVERFLOW_RESULT defined in sim-alu.h |
blob | commitdiff | raw | diff to current |
1997-10-21 |
Andrew Cagney | Delete profile support from MIPS simulator, use sim... |
blob | commitdiff | raw | diff to current |
1997-10-20 |
Andrew Cagney | Make mips registers of type unsigned_word. |
blob | commitdiff | raw | diff to current |
1997-10-16 |
Andrew Cagney | Move register definitions and macros out of interp... |
blob | commitdiff | raw | diff to current |
1997-10-14 |
Andrew Cagney | Move global MIPS simulator variables into sim_cpu struct. |
blob | commitdiff | raw | diff to current |
1997-10-14 |
Andrew Cagney | o Add support for configuring wordsize, fp hardware... |
blob | commitdiff | raw | diff to current |
|