Kevin Buettner [Fri, 24 Sep 2010 04:45:08 +0000 (04:45 +0000)]
Fix typo in ChangeLog entry.
Dave Korn [Fri, 24 Sep 2010 04:41:12 +0000 (04:41 +0000)]
* scripttempl/armcoff.sc: Revert 2010-09-22 change.
gdbadmin [Fri, 24 Sep 2010 00:00:33 +0000 (00:00 +0000)]
*** empty log message ***
Alan Modra [Fri, 24 Sep 2010 00:00:05 +0000 (00:00 +0000)]
daily update
Kevin Buettner [Thu, 23 Sep 2010 23:42:53 +0000 (23:42 +0000)]
* cpu.h (reset_decoder): Declare.
* load.c (rx_load): Call `reset_decoder'.
* rx.c (reset_decoder): New function.
Kevin Buettner [Thu, 23 Sep 2010 23:26:42 +0000 (23:26 +0000)]
* rx.c (decode_opcode): Declare `rx' as unsigned.
Kevin Buettner [Thu, 23 Sep 2010 23:05:28 +0000 (23:05 +0000)]
* fpu.c, gdb-if.c, load.c, misc.c, syscalls.c (config.h): Include.
Bernd Schmidt [Thu, 23 Sep 2010 16:16:38 +0000 (16:16 +0000)]
bfd/
* elf32-tic6x.c (elf32_tic6x_fake_sections): New function.
(elf_backend_fake_sections): Define.
ld/testsuite/
* ld-tic6x/pcrel-reloc-local-r-rel-rela.d: New test.
Matthew Gretton-Dann [Thu, 23 Sep 2010 15:52:19 +0000 (15:52 +0000)]
* bfd/bfd-in2.h (BFD_RELOC_ARM_HVC): New enum value.
* gas/config/tc-arm.c (arm_ext_virt): New variable.
(arm_reg_type): Add REG_TYPE_RNB for banked registers.
(reg_entry): Allow registers to be larger than a byte.
(reg_alias): Fix type warning.
(parse_operands): Parse banked registers when appropriate.
(do_mrs): Add support for Virtualization Extensions.
(do_hvc): New function.
(do_t_mrs): Add support for Virtualization Extensions.
(do_t_msr): Likewise.
(do_t_hvc): New function.
(SPLRBANK): New define.
(reg_names): Add banked registers.
(insns): Add support for Virtualization Extensions.
(md_apply_fixup): Likewise.
(arm_cpus): -mcpu=cortex-a15 implies the Virtualization Extensions.
(arm_extensions): Add 'virt' extension.
(aeabi_set_public_attributes): Add support for Virtualization
Extensions.
* gas/doc/c-arm.texi: Document 'virt' extension.
* gas/testsuite/gas/arm/armv7-a+virt.d: New test.
* gas/testsuite/gas/arm/armv7-a+virt.s: Likewise.
* gas/testsuite/gas/arm/attr-march-all.d: Update for Virtualization Extensions.
* gas/testsuite/gas/arm/attr-march-armv7-a+sec+virt.d: New test.
* gas/testsuite/gas/arm/attr-march-armv7-a+virt.d: Likewise.
* include/opcode/arm.h (ARM_EXT_VIRT): New define.
(ARM_ARCH_V7A_IDIV_MP_SEC): Rename...
(ARM_ARCH_V7A_IDIV_MP_SEC_VIRT): ...to this and include Virtualization
Extensions.
* opcodes/arm-dis.c (arm_opcodes): Add Virtualiztion Extensions support.
(thumb32_opcodes): Likewise.
(banked_regname): New function.
(print_insn_arm): Add Virtualization Extensions support.
(print_insn_thumb32): Likewise.
Matthew Gretton-Dann [Thu, 23 Sep 2010 15:37:45 +0000 (15:37 +0000)]
* gas/config/tc-arm.c (arm_ext_adiv): New variable.
(do_div): New function.
(insns): Accept UDIV and SDIV in ARM state.
(arm_cpus): The cortex-a15 option has all current v7-A extensions.
(arm_extensions): Add 'idiv' extension.
(aeabi_set_public_attributes): Update Tag_DIV_use values for the
Integer Divide extension.
* gas/doc/c-arm.texi: Document the idiv extension.
* gas/testsuite/gas/arm/armv7-a+idiv.d: New test.
* gas/testsuite/gas/arm/armv7-a+idiv.s: Likewise.
* gas/testsuite/gas/arm/attr-march-all.d: Update for Integer divide extension.
* gas/testsuite/gas/arm/attr-march-armv7-a+idiv.d: New test.
* include/opcode/arm.h (ARM_AEXT_ADIV): New define.
(ARM_ARCH_V7A_IDIV_MP_SEC): Likewise.
* opcodes/arm-dis.c (arm_opcodes): Support disassembly of UDIV and SDIV in
ARM state.
Matthew Gretton-Dann [Thu, 23 Sep 2010 15:31:34 +0000 (15:31 +0000)]
* config/tc-arm.c (arm_ext_v6m): New variable.
(arm_ext_m): Add support for OS extension.
(arm_ext_os): New variable.
(do_t_swi): In v6-M ensure we have the OS extension.
(arm_cpus): The cortex-m1 and cortex-m0 options have the OS
extension by default.
(arm_archs): Add armv6s-m.
(arm_extensions): Add 'os' extension.
(cpu_arch_ver): Add support for v6S-M.
* gas/doc/c-arm.texi: Document the OS Extension, and v6-m and v6s-m
architecture options.
* gas/testsuite/gas/arm/archv6s-m-bad.d: New test.
* gas/testsuite/gas/arm/archv6s-m-bad.l: Likewise.
* gas/testsuite/gas/arm/archv6s-m.d: Likewise.
* gas/testsuite/gas/arm/archv6s-m.s: Likewise.
* gas/testsuite/gas/arm/attr-march-armv6-m+os.d: Likewise.
* gas/testsuite/gas/arm/attr-march-armv6s-m.d: Likewise.
* include/opcode/arm.h (ARM_EXT_OS): New define.
(ARM_AEXT_V6SM): Likewise.
(ARM_ARCH_V6SM): Likewise.
Matthew Gretton-Dann [Thu, 23 Sep 2010 15:26:24 +0000 (15:26 +0000)]
* gas/config/tc-arm.c (arm_ext_v6z): Remove.
(arm_ext_sec): New variable.
(do_t_smc): In Thumb state SMC requires v7-A.
(insns): Make SMC depend on Security Extensions.
(arm_cpus): All -mcpu=cortex-a* options have the Security Extensions.
(arm_extensions): Add 'sec' extension.
(cpu_arch_ver): Reorder.
(aeabi_set_public_attributes): Emit Tag_Virtualization_use as
appropriate.
* gas/doc/c-arm.texi: Document Security Extensions.
* gas/testsuite/gas/arm/attr-march-all.d: Update for Security Extensions..
* gas/testsuite/gas/arm/attr-march-armv6k+sec.d: New test.
* gas/testsuite/gas/arm/attr-march-armv6z.d: Update for Security Extensions.
* gas/testsuite/gas/arm/attr-march-armv6zk.d: Likewise.
* gas/testsuite/gas/arm/attr-march-armv6zkt2.d: Likewise.
* gas/testsuite/gas/arm/attr-march-armv6zt2.d: Likewise.
* gas/testsuite/gas/arm/attr-march-armv7-a+sec.d: New test.
* gas/testsuite/gas/arm/attr-mcpu.d: Update for Security Extensions.
* gas/testsuite/gas/arm/thumb32.d: Likewise.
* gas/testsuite/gas/arm/thumb32.s: Likewise.
* include/opcode/arm.h (ARM_EXT_V6Z): Remove.
(ARM_EXT_SEC): New define.
(ARM_AEXT_V6Z): Use Security Extensions.
(ARM_AEXT_V6ZK): Likeiwse.
(ARM_AEXT_V6ZT2): Likewise.
(ARM_AEXT_V6ZKT2): Likewise.
(ARM_AEXT_V7_ARM): Base v7 does not have Security Extensions.
(ARM_ARCH_V7A_SEC): New define.
(ARM_ARCH_V7A_MP): Rename...
(ARM_ARCH_V7A_MP_SEC): ...to this and add Security Extensions.
* ld/testsuite/ld-arm/attr-merge-6.attr: Update for Security Extensions.
* ld/testsuite/ld-arm/attr-merge-7.attr: Likewise.
* opcodes/arm-dis.c (arm_opcodes): SMC implies Security Extensions.
(thumb32_opcodes): Likewise.
Matthew Gretton-Dann [Thu, 23 Sep 2010 15:18:19 +0000 (15:18 +0000)]
* gas/config/tc-arm.c (arm_ext_mp): Add.
(do_pld): Update comment.
(insns): Add support for pldw.
(arm_cpus): Update cortex-a5, cortex-a9, and cortex-a15 to support
MP extension.
(arm_extensions): Add 'mp' extension.
(aeabi_set_public_attributes): Emit correct build attribute when
MP extension is enabled.
* gas/doc/c-arm.texi: Update for MP extensions.
* gas/testsuite/gas/arm/arch7a-mp.d: Add.
* gas/testsuite/gas/arm/arch7ar-mp.s: Likewise.
* gas/testsuite/gas/arm/arch7r-mp.d: Likewise.
* gas/testsuite/gas/arm/armv2-mp-bad.d: Likewise.
* gas/testsuite/gas/arm/armv2-mp-bad.l: Likewise.
* gas/testsuite/gas/arm/attr-march-all.d: Update for MP extension.
* gas/testsuite/gas/arm/attr-march-armv7-a+mp.d: Add.
* gas/testsuite/gas/arm/attr-march-armv7-r+mp.d: Likewise.
* include/opcode/arm.h (ARM_EXT_MP): Add.
(ARM_ARCH_V7A_MP): Likewise.
* opcodes/arm-dis.c (arm_opcodes): Add support for pldw.
(thumb32_opcodes): Likewise.
Matthew Gretton-Dann [Thu, 23 Sep 2010 15:11:56 +0000 (15:11 +0000)]
* gas/config/tc-arm.c (md_pseduo_table): Add .arch_extension directive.
(arm_option_extension_value_table): Add.
(arm_extensions): Change type.
(arm_option_cpu_table): Rename...
(arm_option_fpu_table): ...to this.
(arm_fpus): Change type.
(arm_parse_extension): Enforce alphabetical order. Allow
extensions to be removed.
(arm_parse_arch): Allow extensions to be specified with -march.
(s_arm_arch_extension): Add.
(s_arm_fpu): Update for type changes.
* gas/doc/c-arm.texi: Document changes to infrastructure.
Alan Modra [Thu, 23 Sep 2010 12:24:41 +0000 (12:24 +0000)]
* ld-elf/elf.exp: Don't run --gc-sections tls var test on v850.
* ld-elf/group2.d: xfail xstormy.
* ld-elf/group4.d: Likewise.
* ld-elf/group5.d: Likewise.
* ld-elf/group6.d: Likewise.
* ld-elf/init-fini-arrays.d: xfail cr16 and crx.
* ld-elf/orphan2.d: xfail xstormy.
* ld-elf/sec64k.exp: Don't run on targets using generic linker.
Allow a larger range for ld -r expected bar_1 section. Don't run
final link test on a number of targets. Select avr6 for avr targets.
* ld-elfcomm/elfcomm.exp: Don't attempt on hpux.
Alan Modra [Thu, 23 Sep 2010 12:15:55 +0000 (12:15 +0000)]
* gas/all/gas.exp: Update "forward" and "redef3" xfails.
* gas/m68k/all.exp: Don't xfail pcrel on uclinux.
* gas/sh/arch/arch.exp: Don't pass dashes to send_log.
Alan Modra [Thu, 23 Sep 2010 12:11:31 +0000 (12:11 +0000)]
* config/tc-mn10300.c (tc_gen_reloc): Replace absolute symbols
with the absolute section symbol.
Alan Modra [Thu, 23 Sep 2010 12:04:37 +0000 (12:04 +0000)]
* binutils-all/ar.exp: Don't run unique_symbol on msp or hpux.
* binutils-all/copy-2.d: Update not-target list.
* binutils-all/note-1.d: Don't run on h8300.
* binutils-all/objcopy.exp: Don't run strip-10 on msp or hpux.
(objcopy_test): Remove h8300-rtems from xfails.
Alan Modra [Thu, 23 Sep 2010 11:55:47 +0000 (11:55 +0000)]
* ld-d10v/reloc-007.d: Don't error.
* ld-d10v/reloc-008.d: Likewise.
* ld-d10v/reloc-015.d: Likewise.
* ld-d10v/reloc-016.d: Likewise.
* ld-d10v/reloc-012.ld: Use a sane offset.
Alan Modra [Thu, 23 Sep 2010 11:55:01 +0000 (11:55 +0000)]
* cpu-d10v.c: Make bits_per_address 18 for all arch_info entries.
Alan Modra [Thu, 23 Sep 2010 11:40:06 +0000 (11:40 +0000)]
ld/
* ldlang.c (lang_add_section): Don't copy SEC_RELOC from input
to output section on a final link.
bfd/
* elf.c (_bfd_elf_init_private_section_data): Allow for SEC_RELOC
difference between input and output section.
Maciej W. Rozycki [Thu, 23 Sep 2010 00:11:22 +0000 (00:11 +0000)]
* gas/mips/jal.d: Remove duplicate pattern.
gdbadmin [Thu, 23 Sep 2010 00:00:33 +0000 (00:00 +0000)]
*** empty log message ***
Alan Modra [Thu, 23 Sep 2010 00:00:04 +0000 (00:00 +0000)]
daily update
Joel Brobecker [Wed, 22 Sep 2010 22:50:54 +0000 (22:50 +0000)]
[Ada] Do not compute task ptid when debugging core file
After thread support over core files was added for GNU/Linux was added,
we started noticing the following type of crash when trying to perform
task switches (this is a bit accademic, since task switching is not
supported when debugging core files - this is what our testcase was
verifying).
(please check out the comment inside ada-tasks.c:task_command for
more details on this topic)
The reason for the crash comes from the fact that the GNU/Linux thread
layer now gets pushed on the target stack, causing the associated
to_get_ada_task_ptid target method to be activated. This routine
makes the assumption that, for all threads, the private area is not
NULL. This is incorrect in the case of core files, as the core layer
creates some threads with no private data.
But, taking a step back, we don't need to try to compute the task ptid,
as we'll never be using it anyways (we only use it for task switching).
So the fix is to avoid the ptid computation altogether when debugging
a core file.
gdb/ChangeLog:
* ada-tasks.c (read_atcb): Do not compute the task ptid when
debugging a core file.
Mike Frysinger [Wed, 22 Sep 2010 21:55:17 +0000 (21:55 +0000)]
opcodes: blackfin: fix decoding of 32bit addresses on 64bit systems
The Blackfin ISA is very exact with regards to address truncation when
under/over flowing its 32bit range. On a 32bit system, things work the
same and so addresses are decoded properly. On a 64bit system though,
the decoded addresses may include the bits that are supposed to have
been truncated. So force a 32bit truncation after the address has been
calculated.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:54:33 +0000 (21:54 +0000)]
opcodes: blackfin: fix decoding of all register move insns
Many register move insns were not being decoded properly, so rewrite
the whole function to be a bit more manageable in terms of valid
combinations.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:53:46 +0000 (21:53 +0000)]
opcodes: blackfin: fix decoding of many invalid insns
The Blackfin disassembler was originally based on the premise of parsing
valid opcodes all the time, so some of the opcode checking can be a bit
fuzzy. This is exemplified in decoding of parallel insns where many
times things are decoded as invalid when in reality, they may not be
used in parallel combinations. So add parallel checking to most insn
decoding routines so we see ILLEGAL and not just whatever insn happens
to be close to a valid mnemonic, as well as some additional sub-opcode
checks.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:53:14 +0000 (21:53 +0000)]
opcodes: blackfin: mark push/pop insns with a P6/P7 range as illegal
The push/pop multiple insn has a 3 bit field for the P register range,
but only values of 0...5 are valid (P0 - P5). There is no such P6 or
P7 register, so mark these insns as illegal.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:41:39 +0000 (21:41 +0000)]
opcodes: blackfin: fix decoding of vector shift insn w/saturation
The saturation bit was missed when decoding a vector shift insn
leading to the output looking the same as the non-saturating insn.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:39:08 +0000 (21:39 +0000)]
opcodes: blackfin: decode all ASTAT bits
All ASTAT bits work in the hardware even though they aren't part of the
official Blackfin ISA. So decode every ASTAT field to make the output
a bit nicer when working with hand generated opcodes.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:38:20 +0000 (21:38 +0000)]
opcodes: blackfin: decode insns with invalid register as illegal
Sometimes the encoding in the opcode is a 4 bit field which defines a
register number. However, register numbers are only 0-7, so make sure
we call illegal for when the opcode register number is greater than 8.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:36:09 +0000 (21:36 +0000)]
MAINTAINERS: add myself for Blackfin parts
I know a thing or two about Blackfin parts, and if I can't find the
answer, I can usually locate someone who does. Especially since Jie
and Bernd no longer work for ADI :(.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:34:10 +0000 (21:34 +0000)]
gas: blackfin: fix typo in BYTEOP16P comment
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:31:18 +0000 (21:31 +0000)]
gas: blackfin: reject multiple store insns in parallel insns
Check for & reject attempts to use multiple store insns in a single
parallel insn combination. These are illegal per the Blackfin ISA.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:30:35 +0000 (21:30 +0000)]
gas: blackfin: add missing register move insns
The Blackfin ISA supports moving just about anything to/from EMUDAT, so
make sure the assembler accepts these insns too.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:29:41 +0000 (21:29 +0000)]
gas: blackfin: clarify some errors with register usage in insns
Using "Register mismatch" everywhere can be a bit vague, so clarify
why exactly we're barfing on these unsupported insns.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:26:13 +0000 (21:26 +0000)]
gas: blackfin: fix DBG/DBGCMPLX insn encoding
Some extended registers when given to the DBG/DBGCMPLX pseudo insns are
not encoded properly. So fix them, fix the display of them when being
disassembled, and add testcases.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:08:31 +0000 (21:08 +0000)]
gas: blackfin: handle multibyte symbols
Accept any 8bit char with the high bit set so as to support multibyte
characters. Also use the locale safe regular expressions to match
chars/digits. This brings the Blackfin assembler inline with the
behavior of other assemblers.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 21:05:03 +0000 (21:05 +0000)]
opcodes/gas: blackfin: handle more ASTAT flags
Support a few more ASTAT bits with the standard insns that operate on
ASTAT bits directly.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 20:59:00 +0000 (20:59 +0000)]
opcodes/gas: blackfin: support OUTC debug insn
The disassembler has partial (but incomplete/broken) support already for
the pseudo debug insn OUTC, so let's fix it up and finish it. And now
that the disassembler can handle it, make sure our assembler can output
it too.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 20:37:25 +0000 (20:37 +0000)]
opcodes: blackfin: fix decoding of LSHIFT insns
The Blackfin ISA does not have a "SHIFT" insn, it has either LSHIFT,
ASHIFT, or BXORSHIFT. So be specific when disassembling.
As fall out of this change, we need to update some assembler tests.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 20:32:40 +0000 (20:32 +0000)]
opcodes: blackfin: constify formatting related structures
No need for these local structures related to formatting of output to
be writable, so constify the whole shebang.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 20:21:32 +0000 (20:21 +0000)]
gas: blackfin: support ABORT debug insn
There is a pseudo debug insn named ABORT that is commonly used in
simulation, so support it in the assembler too. The disassembler
already supports it.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 20:19:53 +0000 (20:19 +0000)]
gas: blackfin: add support for BF51x-0.2 processors
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Mike Frysinger [Wed, 22 Sep 2010 20:17:51 +0000 (20:17 +0000)]
gas: blackfin: add support for BF592 processors
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Joel Brobecker [Wed, 22 Sep 2010 20:08:04 +0000 (20:08 +0000)]
Fix order of ChangeLog entries.
(entry added at wrong location by patch).
Joel Brobecker [Wed, 22 Sep 2010 20:06:58 +0000 (20:06 +0000)]
preserve columnar alignment.
gdb/testsuite/ChangeLog:
* gdb.dwarf2/dw2-const.S: Minor (space) reformatting.
Jan Kratochvil [Wed, 22 Sep 2010 20:00:53 +0000 (20:00 +0000)]
gdb/
Code cleanup.
* objfiles.c (allocate_objfile) <objfile->name != NULL>: Remove.
(free_objfile) <objfile->name != NULL>: Remove the conditional around
xfree.
* objfiles.h (struct objfile) <name>: New comment it is never NULL.
* python/py-auto-load.c (auto_load_new_objfile) <!objfile->name>:
Remove.
* python/py-objfile.c (objfpy_get_filename) <obj->objfile->name>
Remove the conditional.
* python/py-progspace.c (pspy_get_filename) <objfile->name>: Likewise.
Jan Kratochvil [Wed, 22 Sep 2010 19:59:15 +0000 (19:59 +0000)]
gdb/
* main.c: Include objfiles.h.
(captured_main): New variable objfile. Call
load_auto_scripts_for_objfile for ALL_OBJFILES.
Jan Kratochvil [Wed, 22 Sep 2010 19:22:44 +0000 (19:22 +0000)]
gdb/
* dwarf2read.c (die_needs_namespace) <DW_TAG_variable>: Add also
DW_TAG_constant.
gdb/testsuite/
* gdb.fortran/module.exp (fully qualified name of DW_TAG_constant):
New test.
* gdb.fortran/module.f90 (mod1) <var_const>: New constant.
Mike Frysinger [Wed, 22 Sep 2010 19:17:19 +0000 (19:17 +0000)]
gas: blackfin: allow end-of-line comments via #
We don't use the # character in the Blackfin assembly language, so let it
start end-of-line comments like most other assemblers.
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Joel Brobecker [Wed, 22 Sep 2010 19:13:40 +0000 (19:13 +0000)]
[testsuite] dw2-const.S: fix type reference size on 64bit platforms.
The testcase was failing on various 64bit platforms, because the
debugging info said that the target type for a const type is a
4-byte reference. In the asm file, I used a .long directive, but
the size of .long is of course dependent on the platform. This
replaces this .long by a .4byte directive.
gdb/testsuite/ChangeLog:
* gdb.dwarf2/dw2-const.S: Use .4byte to reference the target
type of our const type.
Joel Brobecker [Wed, 22 Sep 2010 16:15:34 +0000 (16:15 +0000)]
DWARF: Add support for DW_TAG_constant DIEs
gdb/ChangeLog:
* dwarf2read.c (scan_partial_symbols): Add handling of
DW_TAG_constant DIEs.
(add_partial_symbol, load_partial_dies, new_symbol): Likewise.
gdb/testsuite/ChangeLog:
* gdb.dwarf2/dw2-const.S, gdb.dwarf2/dw2-const.exp: New files.
Joel Brobecker [Wed, 22 Sep 2010 16:15:01 +0000 (16:15 +0000)]
Allow disabling of gdbserver build (--enable-gdbserver=yes/no/auto).
This patch adds a new --enable-gdbserver=yes/no/auto command-line switch
in gdb/configure. The primary purpose is to allow a user to disable the
build & install of gdbserver when not desired. It also allows the user
to request gdbserver in which case the configure script will abort if
automatic building of gdbserver is not supported for that configuration.
The default keeps things as is: We automatically build gdbserver if
building for a native configuration and if gdbserver is supported for
that configuration.
gdb/ChangeLog:
* configure.ac: Add support for --enable-gdbserver.
* configure: Regenerate.
At AdaCore, this is mostly intended for ia64-linux, where we currently
do not want to distribute gdbserver. This will be useful in the context
of I417-033, where we are now using "make install" to determine what
needs to be packaged inside the GNAT Pro package.
Tom Tromey [Wed, 22 Sep 2010 15:51:43 +0000 (15:51 +0000)]
* gdb.texinfo (Values From Inferior): Mention Value.__init__.
Sami Wagiaalla [Wed, 22 Sep 2010 15:48:59 +0000 (15:48 +0000)]
Fix PR 12028: "GDB crashes on a double free during overload resolution "
2010-09-22 Sami Wagiaalla <swagiaal@redhat.com>
PR C++/12028
* valops.c (find_oload_champ_namespace_loop): removed incorrect
'old_cleanups' reassignment.
2010-09-22 Sami Wagiaalla <swagiaal@redhat.com>
* gdb.cp/pr12028.cc: New.
* gdb.cp/pr12028.exp: New.
Kai Tietz [Wed, 22 Sep 2010 14:20:24 +0000 (14:20 +0000)]
2010-09-22 Kai Tietz <kai.tietz@onevision.com>
* ldlang.c (lang_add_section): Allow for debugging
section to be marked as noload but to keep content.
(IGNORE_SECTION): Likewise.
(lang_check_section_addresses): Likewise.
* ldwrite.c (build_link_order): Likewise.
Kai Tietz [Wed, 22 Sep 2010 14:19:35 +0000 (14:19 +0000)]
2010-09-22 Kai Tietz <kai.tietz@onevision.com>
* coffcode.h (sec_to_styp_flags): Adjust debug
sections to be conform to pe-coff specification
and avoid marking them as excluded.
(styp_to_sec_flags): Doing reverse mapping.
Eli Zaretskii [Wed, 22 Sep 2010 09:13:31 +0000 (09:13 +0000)]
gdb.texinfo (Values From Inferior): Clarify that
value.dynamic_type works only in C++ programs with RTTI.
Kai Tietz [Wed, 22 Sep 2010 08:03:42 +0000 (08:03 +0000)]
2010-09-22 Kai Tietz <kai.tietz@onevision.com>
* emultempl/pe.em (gld_${EMULATION_NAME}_place_orphan): Add
idata to orphan set.
* emultempl/pep.em: Likewise.
* scripttempl/armcoff.sc: Separate idata
and add __IAT_start__ and __IAT_end__ labels.
* scripttempl/pe.sc: Likewise.
* scripttempl/pep.sc: Likewise.
Kai Tietz [Wed, 22 Sep 2010 08:01:56 +0000 (08:01 +0000)]
2010-09-22 Kai Tietz <kai.tietz@onevision.com>
* peXXigen.c (_bfd_XXi_final_link_postscript):
Add handling for setting IAT directory entry.
gdbadmin [Wed, 22 Sep 2010 00:00:33 +0000 (00:00 +0000)]
*** empty log message ***
Alan Modra [Wed, 22 Sep 2010 00:00:06 +0000 (00:00 +0000)]
daily update
Mike Frysinger [Tue, 21 Sep 2010 06:04:21 +0000 (06:04 +0000)]
opcodes: blackfin: strip trailing whitespace
gdbadmin [Tue, 21 Sep 2010 00:00:33 +0000 (00:00 +0000)]
*** empty log message ***
Alan Modra [Tue, 21 Sep 2010 00:00:05 +0000 (00:00 +0000)]
daily update
David S. Miller [Mon, 20 Sep 2010 18:41:15 +0000 (18:41 +0000)]
* emulparams/elf32_sparc.sh: Set NOP to 0x01000000
Matthew Gretton-Dann [Mon, 20 Sep 2010 16:33:24 +0000 (16:33 +0000)]
* gas/config/tc-arm.c (arm_cpus): Correct canonical names for Cortex CPUs.
* gas/testsuite/gas/arm/attr-cpu-directive.d: Update test for change in canonical
CPU name.
* gas/testsuite/gas/arm/attr-mcpu.d: Likewise.
* ld/testsuite/ld-arm/attr-merge-6.attr: Update tests for change in canonical
CPU name.
* ld/testsuite/ld-arm/attr-merge-7.attr: Likewise.
* ld/testsuite/ld-arm/attr-merge-2.attr: Likewise.
* ld/testsuite/ld-arm/attr-merge-arch-2.attr: Likewise.
Matthew Gretton-Dann [Mon, 20 Sep 2010 16:26:53 +0000 (16:26 +0000)]
* ld/testsuite/ld-arm/script-type.ld: Update to generate symbols in a section.
Richard Henderson [Mon, 20 Sep 2010 16:09:03 +0000 (16:09 +0000)]
Use bfd_elf_generic_reloc for alpha-elf.
Richard Henderson [Mon, 20 Sep 2010 16:07:27 +0000 (16:07 +0000)]
* gas/elf/elf.exp: Disable symtab test for alpha.
gdbadmin [Mon, 20 Sep 2010 00:00:32 +0000 (00:00 +0000)]
*** empty log message ***
Alan Modra [Mon, 20 Sep 2010 00:00:05 +0000 (00:00 +0000)]
daily update
Richard Sandiford [Sun, 19 Sep 2010 10:52:17 +0000 (10:52 +0000)]
bfd/
* elfxx-mips.c (mips_elf_link_hash_entry): Add got_only_for_calls.
(mips_elf_link_hash_newfunc): Initialize it.
(mips_elf_record_global_got_symbol): Add a for_call parameter.
(mips_elf_count_got_symbols): Check SYMBOL_CALLS_LOCAL rather
than SYMBOL_REFERENCES_LOCAL if the GOT entry is only used for calls.
Try to remove .got entries in favour of .got.plt entries on VxWorks.
(_bfd_mips_elf_check_relocs): Do not try to avoid allocating
a global GOT entry for VxWorks calls. Update uses of
mips_elf_record_global_got_symbol.
(allocate_dynrelocs): Set got_only_for_calls to false if the GOT
entry is used for dynamic relocations.
Richard Sandiford [Sun, 19 Sep 2010 10:26:28 +0000 (10:26 +0000)]
bfd/
* elfxx-mips.c (mips_got_entry): Adjust commentary.
(mips_elf_create_local_got_entry): If given a symbol, check that it
has been assigned to the local part of the GOT.
(mips_elf_count_got_symbols): Take the bfd_link_info as argument
instead of the master GOT. Put all locally-binding symbols in
the local area.
(mips_elf_make_got_per_bfd): Use global_got_area to decide whether
a symbol lives in the local or global area.
(mips_elf_local_relocation_p): Remove check_forced argument and
retain only the !check_forced behavior.
(mips_elf_calculate_relocation): Adjust call accordingly.
Use global_got_area to decide whether an output relocation
should be local or global. Explicitly decay R_MIPS_GOT_PAGE
into R_MIPS_GOT_DISP where appropriate. Fix selection of
local vs. global semantics for R_MIPS*_26. Remove redundant
reevaluation of what is stored in was_local_p.
(mips_elf_create_dynamic_relocation): Use global_got_area to decide
whether the relocation should be against a global or local symbol.
(mips_elf_lay_out_got): Update the GOT traversal after the above
change to mips_elf_count_got_symbols.
(mips_elf_adjust_addend): Adjust call to mips_elf_local_relocation_p.
(_bfd_mips_elf_relocate_section): Likewise.
(_bfd_mips_elf_finish_dynamic_symbol): Use global_got_area to decide
whether the symbol has a global got entry.
(_bfd_mips_vxworks_finish_dynamic_symbol): Likewise.
ld/testsuite/
* ld-mips-elf/elf-rel-got-n32.d: Swap two local GOT entries
and remove some duplication between the global and local GOT
entries. Adjust GP offsets accordingly.
* ld-mips-elf/elf-rel-got-n64-linux.d: Likewise.
* ld-mips-elf/elf-rel-xgot-n32.d: Reorder GOT entries and update
GP offsets accordingly.
* ld-mips-elf/elf-rel-xgot-n64-linux.d: Likewise.
* ld-mips-elf/mips16-pic-1.gd: Move all global GOT entries to
the local GOT.
* ld-mips-elf/mips16-pic-1.dd: Update GP offsets accordingly.
* ld-mips-elf/multi-got-no-shared.d: Adjust GP setup for
smaller GOT sizes.
Richard Sandiford [Sun, 19 Sep 2010 10:07:30 +0000 (10:07 +0000)]
bfd/
* elfxx-mips.c (allocate_dynrelocs): Don't add relocation symbols
to the global GOT on VxWorks.
Richard Sandiford [Sun, 19 Sep 2010 10:03:28 +0000 (10:03 +0000)]
bfd/
* elfxx-mips.c (_bfd_mips_elf_check_relocs): On VxWorks,
exclude __GOTT_BASE__ and __GOTT_INDEX__ from the warning
about HI/LO relocations in shared objects.
gdbadmin [Sun, 19 Sep 2010 00:00:34 +0000 (00:00 +0000)]
*** empty log message ***
Alan Modra [Sun, 19 Sep 2010 00:00:06 +0000 (00:00 +0000)]
daily update
Alan Modra [Sat, 18 Sep 2010 02:30:41 +0000 (02:30 +0000)]
* lib/ld-lib.exp (check_gc_sections_available): Fail more targets.
* ld-discard/discard.exp: Move xfails from here..
* ld-discard/extern.d: ..to here.
* ld-discard/start.d: ..and here.
* ld-discard/static.d: ..and here.
* ld-elf/binutils.exp: Don't run tbss1 and tbss2 tests on hppa64.
* ld-elf/empty2.d: Remove xfails.
* ld-elf/flags1.d: xfail hppa64.
* ld-elf/group1.d: Add comment.
* ld-elf/group2.d: xfail cr16 and crx.
* ld-elf/group3b.d: Correct xfail and add comment.
* ld-elf/group4.d: xfail cr16 and crx.
* ld-elf/group5.d: Likewise.
* ld-elf/group6.d: Likewise.
* ld-elf/group7.d: Likewise.
* ld-elf/group8a.d: Add more notarget and xfail entries. Comment.
* ld-elf/group8b.d: Likewise.
* ld-elf/group9a.d: Likewise.
* ld-elf/group9b.d: Likewise.
* ld-elf/linkonce2.d: Correct notarget and comment.
* ld-elf/merge2.d: Remove iq2000 from xfail.
* ld-elf/multibss1.d: xfail hppa64.
* ld-elf/nobits-1.d: Likewise.
* ld-elf/note-1.d: Likewise.
* ld-elf/note-2.d: Likewise.
* ld-elf/orphan-region.d: Add xfails.
* ld-elf/orphan-region.ld: Discard some sections.
* ld-elf/orphan.d: Add xfails.
* ld-elf/orphan.ld: Discard some sections.
* ld-elf/orphan3.d: Replace xfail frv-*-* with frv-*-elf. Remove
cr16, crx and d10v.
* ld-elf/pr349.d: Add xfails.
* ld-elf/warn2.d: Add xfails. Tweak symbol section for hppa64.
* ld-scripts/rgn-at5.t: Discard .reginfo.
H.J. Lu [Sat, 18 Sep 2010 00:43:39 +0000 (00:43 +0000)]
Fix date.
H.J. Lu [Sat, 18 Sep 2010 00:42:25 +0000 (00:42 +0000)]
Add a target argument.
2010-09-15 H.J. Lu <hongjiu.lu@intel.com>
* emul_aix.c (ar_emul_aix_append): Add a target argument
and ignore it if it is set.
(ar_emul_aix5_append): Likewise.
(ar_emul_aix_replace): Likewise.
(ar_emul_aix5_replace): Likewise.
Ian Lance Taylor [Sat, 18 Sep 2010 00:34:58 +0000 (00:34 +0000)]
* testsuite/Makefile.am (memory_test.o): New target.
(memory_test): Depend on memory_test.o, gcctestdir/ld, and
memory_test.t.
* testsuite/Makefile.in: Rebuild.
Ian Lance Taylor [Sat, 18 Sep 2010 00:31:02 +0000 (00:31 +0000)]
* testsuite/memory_test.sh: Adjust for change of 2010-09-10.
Alan Modra [Sat, 18 Sep 2010 00:00:05 +0000 (00:00 +0000)]
daily update
gdbadmin [Sat, 18 Sep 2010 00:00:03 +0000 (00:00 +0000)]
*** empty log message ***
Doug Kwan [Fri, 17 Sep 2010 23:51:42 +0000 (23:51 +0000)]
2010-09-17 Doug Kwan <dougkwan@google.com>
* arm.cc (Target_arm::Relocate::relocate): Ignore symbol type and
defintion if relocation uses GOT entries of the symbol.
* testsuite/icf_safe_test.sh: Fix test.
* testsuite/icf_safe_so_test.sh: Fix test.
Matthew Gretton-Dann [Fri, 17 Sep 2010 15:19:14 +0000 (15:19 +0000)]
2010-09-17 Tejas Belagod <tejas.belagod@arm.com>
* config/tc-arm.c (do_t_ldmstm): Add logic to handle single-register
list for ldm/stm.
2010-09-17 Tejas Belagod <tejas.belagod@arm.com>
* gas/arm/thumb2_ldmstm.d: Change single-register stmia to use 16-bit
str encoding instead of str.w. Likewise for ldmia.
* gas/arm/thumb2_ldmstm.s: Change stmia comment. Add tests for T1
ldmia-to-ldr.
Matthew Gretton-Dann [Fri, 17 Sep 2010 10:42:04 +0000 (10:42 +0000)]
2010-09-17 Tejas Belagod <tejas.belagod@arm.com>
* config/tc-arm.c (parse_psr): Add condition for matching "APSR" on
non-M-arch cpus.
(psrs): Add entry for PSR flags, g, nzcvq, nzcvqg.
2010-09-17 Tejas Belagod <tejas.belagod@arm.com>
* gas/arm/msr-reg.s: New file.
* gas/arm/msr-reg.d: Likewise.
* gas/arm/msr-imm.s: Likewise.
* gas/arm/msr-imm.d: Likewise.
* gas/arm/msr-imm-bad.d: Likewise.
* gas/arm/msr-imm-bad.l: Likewise.
* gas/arm/msr-reg-bad.d: Likewise.
* gas/arm/msr-imm-bad.d: Likewise.
* gas/arm/msr-reg-thumb.d: Likewise.
* gas/arm/arch7.s: Add tests for xpsr.
* gas/arm/arch7.d: Likewise.
Matthew Gretton-Dann [Fri, 17 Sep 2010 10:13:41 +0000 (10:13 +0000)]
2010-09-17 Tejas Belagod <tejas.belagod@arm.com>
* config/tc-arm.c (insns): Change MRC entry to accept APSR_RR instead
of just RR.
2010-09-17 Tejas Belagod <tejas.belagod@arm.com>
* gas/arm/copro.s: Add test for APSR_nzcv as a MRC operand.
* gas/arm/copro.d: Change pc in MRC to disassemble as APSR_nzcv. Also
add disassembly for test added in copro.s
2010-09-17 Tejas Belagod <tejas.belagod@arm.com>
* arm_dis.c (coprocessor_opcodes): Add MRC entry for APSR_nzcv.
gdbadmin [Fri, 17 Sep 2010 00:00:32 +0000 (00:00 +0000)]
*** empty log message ***
Alan Modra [Fri, 17 Sep 2010 00:00:04 +0000 (00:00 +0000)]
daily update
Alan Modra [Thu, 16 Sep 2010 23:55:10 +0000 (23:55 +0000)]
PR gas/12011
* config/obj-elf.c (obj_elf_parse_section_letters): Correct test
for error return from md_elf_section_letter.
* config/tc-alpha.c (alpha_elf_section_letter): Correct error message.
* config/tc-i386.c (x86_64_section_letter): Likewise.
* config/tc-ia64.c (ia64_elf_section_letter): Likewise.
* config/tc-mep.c (mep_elf_section_letter): Likewise.
* gas/elf/bad-section-flag.d, * gas/elf/bad-section-flag.err,
* gas/elf/bad-section-flag.s: New test.
* gas/elf/elf.exp: Run it.
Jan Kratochvil [Thu, 16 Sep 2010 19:20:51 +0000 (19:20 +0000)]
gdb/
* charset.c (wchar_iterate) <EILSEQ>: Return any possibly converted
characters.
Cary Coutant [Thu, 16 Sep 2010 15:52:15 +0000 (15:52 +0000)]
* script_sections.cc (class Memory_region): Remove "NULL" from
vector initializations.
Phil Muldoon [Thu, 16 Sep 2010 13:47:55 +0000 (13:47 +0000)]
2010-09-16 Phil Muldoon <pmuldoon@redhat.com>
PR mi/11407
* mi/mi-cmd-stack.c (list_args_or_locals): Catch exceptions from
read_var_value and common_val_print and print a warning.
2010-09-16 Phil Muldoon <pmuldoon@redhat.com>
Jan Kratochvil <jan.kratochvil@redhat.com>
PR mi/11407
* gdb.mi/dw2-ref-missing-frame-func.c: New File.
* gdb.mi/dw2-ref-missing-frame-main.c New File.
* gdb.mi/dw2-ref-missing-frame.S New File.
* gdb.mi/dw2-ref-missing-frame.exp New File.
Alan Modra [Thu, 16 Sep 2010 10:51:41 +0000 (10:51 +0000)]
* ld-elf/orphan-region.d: xfail for spu.
* ld-elf/relocatable.d: xfail for hppa.
Alan Modra [Thu, 16 Sep 2010 10:36:00 +0000 (10:36 +0000)]
* elf32-spu.c (spu_elf_size_sections): Omit fixups for non-alloc
sections.
(spu_elf_create_sections): Mark .fixup with SEC_LINKER_CREATED and
set dynobj.
(spu_elf_finish_dynamic_sections): New function.
(elf_backend_finish_dynamic_sections): Define.
Alan Modra [Thu, 16 Sep 2010 00:42:00 +0000 (00:42 +0000)]
* binutils-all/i386/i386.exp: Don't run on linuxaout.
This page took 0.043881 seconds and 4 git commands to generate.