projects / deliverable / linux.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Revert "i915: Update VGA arbiter support for newer devices"
2013-10-03  Rodrigo Vividrm/i915: Mask LPSP to get PSR working even with Power...
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-07-18  Rodrigo Vividrm/i915: Hook PSR functionality
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-07-18  Rodrigo Vividrm/i915: add update function to disable/enable-back PSR
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-07-18  Rodrigo Vividrm/intel: add enable_psr module option and disable...
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-07-18  Rodrigo Vividrm/i915: Match all PSR mode entry conditions before...
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-07-18  Rodrigo Vividrm/i915: Added debugfs support for PSR Status
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-07-18  Rodrigo Vividrm/i915: Enable/Disable PSR
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-07-18  Rodrigo Vividrm/i915: split aux_clock_divider logic in a separated...
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-06-07  Rodrigo Vividrm/i915: WA: FBC Render Nuke.
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-05-21  Rodrigo Vividrm/i915: Adding more reserved PCI IDs for Haswell.
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-05-10  Rodrigo Vividrm/i915: HSW FBC WaFbcDisableDpfcClockGating
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-05-10  Rodrigo Vividrm/i915: HSW FBC WaFbcAsynchFlipDisableFbcQueue
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-05-10  Rodrigo Vividrm/i915: Enable FBC at Haswell.
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-05-10  Rodrigo Vividrm/i915: IVB FBC WaFbcDisableDpfcClockGating
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-05-10  Rodrigo Vividrm/i915: IVB FBC WaFbcAsynchFlipDisableFbcQueue
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-05-10  Rodrigo Vividrm/i915: Add support for FBC on Ivybridge.
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-05-10  Rodrigo Vividrm/i915: Organize VBT stuff inside drm_i915_private
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-03-26  Rodrigo Vividrm/i915: HSW PM Frequency bits fix
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2013-03-03  Rodrigo Vividrm/i915: Use cpu_transcoder for HSW_TVIDEO_DIP_* instead...
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2012-10-17  Rodrigo Vividrm/i915: Insert i915_preliminary_hw_support variable.
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2012-10-12  Rodrigo Vividrm/i915: HSW CRW stability magic
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2012-05-24  Rodrigo Vividrm/i915: Adding TV Out Missing modes.
Author: Rodrigo Vivi <rodrigo.vivi@gmail.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2012-01-06  Rodrigo Vividrm/i915: Removing TV Out modes.
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2012-01-06  Rodrigo Vividrm/i915: Fix TV Out refresh rate.
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
 commit | commitdiff | tree
2009-09-23  Rodrigo Viviomapfb: add support for rotation on the Blizzard LCD...
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@openbossa.org>
 commit | commitdiff | tree
Linux kernel - Deliverables
This page took 3.288926 seconds and 4 git commands to generate.